



HIGH-SPEED FULLY DIFFERENTIAL I/O AMPLIFIERS

FEATURES

- **High Performance**
 - 100 MHz, –3 dB Bandwidth
 - 50 V/ μ s Slew Rate
 - 75 dB Total Harmonic Distortion at 1 MHz ($V_O = 2 V_{PP}$)
 - 5.4 nV/ $\sqrt{\text{Hz}}$ Input-Referred Noise (10 kHz)
- **Differential Input/Differential Output**
 - Balanced Outputs Reject Common-Mode Noise
 - Differential Reduced Second Harmonic Distortion
- **Power Supply Range**
 - $V_{DD} = 3.3 \text{ V}$

DESCRIPTION


The THS412x is one in a family of fully differential-input, differential-output devices fabricated using Texas Instruments' state-of-the-art submicron CMOS process.

The THS412x consists of a true fully-differential signal path from input to output. This results in excellent common-mode noise rejection and improved total harmonic distortion.


KEY APPLICATIONS

- Simple Single-Ended To Differential Conversion
- Differential ADC Driver/Differential Antialiasing
- Differential Transmitter and Receiver
- Output Level Shifter

THS4120
D, DGN, OR DGK PACKAGE
(TOP VIEW)



THS4121
D, DGN, OR DGK PACKAGE
(TOP VIEW)



HIGH-SPEED DIFFERENTIAL I/O FAMILY

| DEVICE | NUMBER OF CHANNELS | POWERDOWN |
|------------------------|--------------------|-----------|
| THS4120 ⁽¹⁾ | 1 | Yes |
| THS4121 | 1 | — |


(1) For proper functionality, an external 10-k Ω pullup resistor is required between the PD pin and the positive supply.

RELATED DEVICES

| DEVICE ⁽¹⁾ | DESCRIPTION | SINGLE SUPPLY VOLTAGE RANGE | SPLIT SUPPLY VOLTAGE RANGE |
|-----------------------|---|-----------------------------|----------------------------|
| THS413x | 150 MHz, 51 V/ μ s, 1.3 nV/ $\sqrt{\text{Hz}}$ | 5 V to 30 V | ± 2.5 to ± 15 |
| THS414x | 160 MHz, 450 V/ μ s, 6.5 nV/ $\sqrt{\text{Hz}}$ | 5 V to 30 V | ± 2.5 to ± 15 |
| THS415x | 150 MHz, 650 V/ μ s, 7.6 nV/ $\sqrt{\text{Hz}}$ | 5 V to 30 V | ± 2.5 to ± 15 |

(1) See the TI Web site for additional high-speed amplifier devices.

TYPICAL A/D APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

AVAILABLE OPTIONS

| T _A | PACKAGED DEVICES | | | | | EVALUATION MODULES |
|----------------|------------------|----------------|--------|-------------|--------|-----------------------|
| | SMALL OUTLINE(D) | MSOP PowerPAD™ | | MSOP | | |
| | | (DGN) | SYMBOL | (DGK) | SYMBOL | |
| 0°C to 70°C | THS4120CD | THS4120CDGN | ARL | THS4120CDGK | ATZ | THS4120EVM |
| | THS4121CD | THS4121CDGN | ASB | THS4121CDGK | ATO | THS4121EVM |
| –40°C to 85°C | THS4120ID | THS4120IDGN | ARM | THS4120IDGK | ARN | – |
| | THS4121ID | THS4121IDGN | ASC | THS4121IDGK | ASN | – |

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

| | | UNIT |
|------------------|--|------------------------------|
| | Supply voltage, GND to V _{DD} | 3.6 V |
| V _I | Input voltage | ±V _{DD} |
| I _O | Output current (sink) ⁽²⁾ | 110 mA |
| V _{ID} | Differential input voltage | ±V _{DD} |
| | Continuous total power dissipation | See Dissipation Rating Table |
| T _J | Maximum junction temperature ⁽³⁾ | 150°C |
| T _J | Maximum junction temperature, continuous operation, long-term reliability ⁽⁴⁾ | 125°C |
| T _A | Operating free-air temperature | C suffix |
| | | I suffix |
| T _{stg} | Storage Temperature | –65°C to 150°C |
| | Lead temperature 1,6 mm (1/16 Inch) from case for 10 seconds | 300°C |
| ESD ratings | HBM | 4000 V |
| | CDM | 1500 V |
| | MM | 200 V |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The THS412x may incorporate a PowerPad™ on the underside of the chip. This acts as a heatsink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so may result in exceeding the maximum junction temperature which could permanently damage the device. See TI technical brief [SLMA002](#) and [SLMA004](#) for more information about utilizing the PowerPad™ thermally enhanced package.
- (3) The absolute maximum temperature under any condition is limited by the constraints of the silicon process.
- (4) The maximum junction temperature for continuous operation is limited by package constraints. Operation above this temperature may result in reduced reliability and/or lifetime of the device.

DISSIPATION RATING TABLE

| PACKAGE | θ _{JA} ⁽¹⁾ (°C/W) | θ _{JC} (°C/W) | POWER RATING ⁽²⁾ | |
|---------|---------------------------------------|------------------------|-----------------------------|-----------------------|
| | | | T _A = 25°C | T _A = 85°C |
| D | 97.5 | 38.3 | 1.02 W | 410 mW |
| DGN | 58.4 | 4.7 | 1.71 W | 685 mW |
| DGK | 260 | 54.2 | 385 mW | 154 mW |

- (1) This data was taken using the JEDEC standard High-K test PCB.
- (2) Power rating is determined with a junction temperature of 125°C. This is the point where distortion starts to substantially increase. Thermal management of the final PCB should strive to keep the junction temperature at or below 125°C for best performance and long-term reliability.

RECOMMENDED OPERATING CONDITIONS

| | | | MIN | TYP | MAX | UNIT |
|----------|--------------------------------|---------------|-----------|------------|------------|------|
| V_{DD} | Supply voltage | Split supply | ± 1.5 | ± 1.65 | ± 1.75 | V |
| | | Single supply | 3 | 3.3 | 3.5 | |
| T_A | Operating free-air temperature | C suffix | 0 | | 70 | °C |
| | | I suffix | –40 | | 85 | |

ELECTRICAL CHARACTERISTICS

$V_{DD} = 3.3$ V, $R_L = 800$ Ω , $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|------------------------|--|--|----------------------------------|-----|-----|-----|--------|
| DYNAMIC PERFORMANCE | | | | | | | |
| BW | Small-signal bandwidth (−3 dB) | V _{DD} = 3.3 V, | Gain = 1, R _f = 200 Ω | | 100 | | MHz |
| SR | Slew rate ⁽²⁾ | V _{DD} = 3.3 V, | Gain = 1 | | 55 | | V/μs |
| t _s | Settling time to 0.1% | Differential step voltage = 2 V _{PP} , Gain = 1 | | | 60 | | ns |
| | | | | 292 | | | |
| DISTORTION PERFORMANCE | | | | | | | |
| THD | Total harmonic distortion Differential input, differential output Gain = 1, R _f = 200 Ω, R _L = 800 Ω, V _O = 2 V _{PP} | V _{DD} = 3.3 V, | f = 1 MHz | | −75 | | dB |
| THD | Total harmonic distortion Differential input, differential output Gain = 1, R _f = 200 Ω, R _L = 800 Ω, V _O = 4 V _{PP} | V _{DD} = 3.3 V, | f = 1 MHz | | −66 | | dB |
| | Spurious free dynamic range (SFDR) Differential input, differential output, V _O = 4 V _{PP} | R _f = 200 Ω, | f = 1 MHz | | −69 | | dB |
| | Third intermodulation distortion | V _I = 0.071 V _{RMS} | Gain = 1, f = 10 MHz | | −75 | | dBc |
| NOISE PERFORMANCE | | | | | | | |
| V _n | Input voltage noise | f = 10 kHz | | | 5.4 | | nV/√Hz |
| I _n | Input current noise | f = 10 kHz | | | 1 | | fA/√Hz |
| DC PERFORMANCE | | | | | | | |
| Open-loop gain | | T _A = 25°C | | 60 | 66 | | dB |
| | | T _A = full range | | | 66 | | |
| V _S | Input offset voltage | T _A = 25°C | | | 3 | 8 | mV |
| | | T _A = full range | | | 4 | 9 | |
| | Input offset voltage, referred to V _{OCM} | T _A = 25°C | | | 5 | 13 | |
| | | T _A = full range | | | | 14 | |
| | Offset voltage drift | T _A = full range | | | 25 | | μV/°C |
| I _{IB} | Input bias current | T _A = full range | | | 1.2 | | pA |
| I _{OS} | Input offset current | | | | 100 | | fA |
| | Current offset drift | T _A = full range | | | 5 | | fA/°C |

(1) The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.

(2) Slew rate is measured differentially from an output level range of 25% to 75%.

ELECTRICAL CHARACTERISTICS (Continued)

$V_{DD} = 3.3\text{ V}$, $R_L = 800\ \Omega$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)⁽¹⁾

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|---------------------------|------------------|------|---------------|
| INPUT CHARACTERISTICS | | | | | |
| CMRR Common-mode rejection ratio | $T_A = \text{full range}$ | 64 | 96 | | dB |
| V_{ICR} Common-mode input voltage range | $T_A = \text{full range}$ | 0.65 to $V_{DD} - 0.1$ | 0.35 to V_{DD} | | V |
| r_i Input resistance (dc level) | Measured into each input terminal | | 820 | | M Ω |
| C_i Input capacitance, closed loop | | | 3 | | pF |
| r_o Output resistance | See Figure 16 | | 1 | | Ω |
| OUTPUT CHARACTERISTICS | | | | | |
| V_{OH} High-level output Voltage | $V_{IC} = V_{DD}/2$, $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$ | 3.05 | 3.15 | | V |
| V_{OL} Low-level output Voltage | $V_{IC} = V_{DD}/2$, $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$ | 0.25 | 0.15 | | V |
| I_O Output current (sink), $R_L = 7\ \Omega$ | $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$ | 80 | 100 | | mA |
| I_O Output current (source), $R_L = 7\ \Omega$ | $V_{DD} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$ | 20 | 25 | | mA |
| POWER SUPPLY | | | | | |
| V_{DD} Supply voltage range | Single supply | | 3.3 | | V |
| I_{DD} Quiescent current (per amplifier) | $V_{DD} = 3.3\text{ V}$ | $T_A = 25^\circ\text{C}$ | 11 | 13.5 | mA |
| | | $T_A = \text{full range}$ | | 16 | |
| PSRR Power supply rejection ratio | $T_A = 25^\circ\text{C}$ | 68 | 85 | | dB |
| POWER-DOWN CHARACTERISTICS (THS4120 ONLY) | | | | | |
| Power-down voltage level ⁽²⁾ | Enable | | >1.4 | | V |
| | Power-down | | <1.2 | | |
| Power-down quiescent current | $T_A = 25^\circ\text{C}$ | | 120 | | μA |
| | $T_A = \text{full range}$ | | 130 | | |
| t_{on} Turn-on time delay | 50% of final supply current value | | 4.8 | | μs |
| t_{off} Turn-off time delay | | | 3 | | ns |
| z_o Output impedance | $f = 1\text{ MHz}$ | | 1 | | k Ω |

(1) The full range temperature is 0°C to 70°C for the C suffix, and -40°C to 85°C for the I suffix.

(2) For detail information on the power-down circuit, see the power-down section in the application section of this data sheet.

TYPICAL CHARACTERISTICS

Table of Graphs

| | | | FIGURE |
|-----------------|--|------------------------------|---------|
| | Small-signal frequency response | | 1 |
| SR | Slew rate | | 2 |
| THD | Total harmonic distortion | vs Frequency | 3 |
| | | vs Output voltage | 4 |
| | Harmonic distortion | vs Frequency | 5, 6, 7 |
| | | vs Output voltage | 8, 9 |
| | Third intermodulation distortion | vs Output voltage | 10 |
| V _O | Output voltage | vs Load resistance | 11 |
| | Settling time | | 12 |
| V _n | Voltage noise | vs Frequency | 13 |
| V _{OO} | Output offset voltage | vs Common-mode input voltage | 14 |
| CMMR | Common-mode rejection ratio | vs Frequency | 15 |
| z _{os} | Single-ended output impedance (closed loop) | vs Frequency | 16 |
| z _o | Single-ended (V _{OCM}) input impedance | vs Frequency | 17 |




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.








Figure 10.






Figure 15.




Figure 16.




Figure 17.

APPLICATION INFORMATION

RESISTOR MATCHING

Resistor matching is important in fully differential amplifiers. The balance of the output on the reference voltage depends on matched ratios of the resistors. CMRR, PSRR, and cancellation of the second harmonic distortion diminish if resistor mismatch occurs. Therefore, it is recommended to use 1% tolerance resistors or better to keep the performance optimized.

V_{OCM} sets the dc level of the output signals. If no voltage is applied to the V_{OCM} pin, it is set to the midrail voltage internally defined as:

$$\frac{(V_{DD}) + (V_{SS})}{2} \quad (1)$$

In the differential mode, the V_{OCM} on the two outputs cancel each other. Therefore, the output in the differential mode is the same as the input with the gain of 1. V_{OCM} has a high bandwidth capability up to the typical operation range of the amplifier. For the prevention of noise going through the device, use a 0.1- μ F capacitor on the V_{OCM} pin as a bypass capacitor. The following graph shows the simplified diagram of the THS412x.




Figure 18. THS412x Simplified Diagram

DATA CONVERTERS

Data converters are one of the most popular applications for the fully differential amplifiers.

Fully differential amplifiers can operate with a single supply. V_{OCM} defaults to the midrail voltage, $V_{DD}/2$. The differential output may be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then it is recommended to connect it directly to the V_{OCM} of the amplifier using a bypass capacitor for stability. For proper operation, the input common-mode voltage to the input terminal of the amplifier should not exceed the common-mode input voltage range.




Figure 19. Differential Amplifier Using a Single Supply

Some single-supply applications may require the input voltage to exceed the common-mode input voltage range. In such cases, the following circuit configuration is suggested to bring the common-mode input voltage within the specifications of the amplifier.




Figure 20. Circuit With Improved Common-Mode Input Voltage

The following equation is used to calculate R_{PU} :

$$R_{PU} = \frac{V_P - V_{DD}}{(V_{IN} - V_P) \frac{1}{R_{(g)}} + (V_{OUT} - V_P) \frac{1}{R_f}} \quad (2)$$

DRIVING A CAPACITIVE LOAD

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The first is to realize that the THS412x has been internally compensated to maximize its bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device's phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, it is recommended that a resistor be placed in series with the output of the amplifier, as shown in Figure 21. A minimum value of 20 Ω should work well for most applications. For example, in 50- Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




Figure 21. Driving a Capacitive Load

ACTIVE ANTIALIAS FILTERING

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. Figure 22 presents a method by which the noise may be filtered in the THS412x. Proper ground referencing should be considered.




Figure 22. Antialias Filtering

The transfer function for this filter circuit is:

$$H_d(f) = \left[\frac{K}{-\left(\frac{f}{\text{FSF} \times f_c}\right)^2 + \frac{1}{Q} \frac{jf}{\text{FSF} \times f_c} + 1} \right] \times \left[\frac{\frac{R_t}{2R_4 + R_t}}{1 + \frac{j2\pi f R_4 R_t C_3}{2R_4 + R_t}} \right] \quad \text{Where } K = \frac{R_2}{R_1} \quad (3)$$

$$\text{FSF} \times f_c = \frac{1}{2\pi \sqrt{2 \times R_2 R_3 C_1 C_2}} \quad \text{and} \quad Q = \frac{\sqrt{2 \times R_2 R_3 C_1 C_2}}{R_3 C_1 + R_2 C_1 + K R_3 C_1} \quad (4)$$

K sets the pass-band gain, f_c is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

$$\text{FSF} = \sqrt{\text{Re}^2 + |\text{Im}|^2} \quad \text{and} \quad Q = \frac{\sqrt{\text{Re}^2 + |\text{Im}|^2}}{2\text{Re}} \quad (5)$$

Where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting $R_2 = R$, $R_3 = mR$, $C_1 = C$, and $C_2 = nC$ results in:

$$\text{FSF} \times f_c = \frac{1}{2\pi RC \sqrt{2 \times mn}} \quad \text{and} \quad Q = \frac{\sqrt{2 \times mn}}{1 + m(1 + K)} \quad (6)$$

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired f_c .

PRINCIPLES OF OPERATION

THEORY OF OPERATION

The THS412x is a fully differential amplifier. Differential amplifiers are typically *differential in/single out*, whereas fully differential amplifiers are *differential in/differential out*.




Figure 23. Differential Amplifier Versus a Fully Differential Amplifier

To understand the THS412x fully differential amplifiers, the definition for the pinouts of the amplifier are provided.

$$\text{Input voltage definition} \quad V_{ID} = (V_{I+}) - (V_{I-}) \quad V_{IC} = \frac{(V_{I+}) + (V_{I-})}{2} \quad (7)$$

$$\text{Output voltage definition} \quad V_{OD} = (V_{O+}) - (V_{O-}) \quad V_{OC} = \frac{(V_{O+}) + (V_{O-})}{2} \quad (8)$$

$$\text{Transfer function} \quad V_{OD} = V_{ID} \times A_{(f)} \quad (9)$$

$$\text{Output common-mode voltage } V_{OC} \quad (10)$$




Figure 24. Definition of the Fully Differential Amplifier

The following schematics depict the differences between the operation of the THS412x, fully differential amplifier, in two different modes. Fully differential amplifiers can work with differential input or can be implemented as single in/differential out.

PRINCIPLES OF OPERATION (continued)

Note: For proper operation, maintain symmetry by setting $R_{f1} = R_{f2} = R_f$ and $R_{(g)1} = R_{(g)2} = R_{(g)}$
 $\Rightarrow A = R_f/R_{(g)}$





Figure 25. Amplifying Differential Signals



RECOMMENDED RESISTOR VALUES

| GAIN | $R_{(g)} \Omega$ | $R_f \Omega$ |
|------|------------------|--------------|
| 1 | 150 | 150 |

Figure 26. Single In With Differential Out

If each output is measured independently, each output is one-half of the input signal when gain is 1. The following equations express the transfer function for each output:

$$V_O = \frac{1}{2} V_I \quad (11)$$

The second output is equal and opposite in sign:

$$V_O = -\frac{1}{2} V_I \quad (12)$$

Fully differential amplifiers may be viewed as two inverting amplifiers. In this case, the equation of an inverting amplifier holds true for gain calculations. One advantage of fully differential amplifiers is that they offer twice as much dynamic range compared to single-ended amplifiers. For example, a 1- V_{PP} ADC can only support an input signal of 1 V_{PP} . If the output of the amplifier is 2 V_{PP} , then it is not practical to feed a 2- V_{PP} signal into the targeted ADC. Using a fully differential amplifier enables the user to break down the output into two 1- V_{PP} signals with opposite signs and feed them into the differential input nodes of the ADC. In practice, the designer has been able to feed a 2-V peak-to-peak signal into a 1-V differential ADC with the help of a fully differential amplifier. The final result indicates twice as much dynamic range. Figure 27 illustrates the increase in dynamic range. The gain factor should be considered in this scenario. The THS412x fully differential amplifier offers an improved CMRR and PSRR due to its symmetrical input and output. Furthermore, second harmonic distortion is improved. Second harmonics tend to cancel because of the symmetrical output.

PRINCIPLES OF OPERATION (continued)




Figure 27. Fully Differential Amplifier With Two 1-V_{PP} Signals

CIRCUIT LAYOUT CONSIDERATIONS

To achieve the levels of high-frequency performance of the THS412x, follow proper printed-circuit board high frequency design techniques. A general set of guidelines is given below. In addition, a THS412x evaluation board is available to use as a guide for layout or for evaluating the device performance.

- **Ground planes** - It is highly recommended that a ground plane be used on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- **Proper power supply decoupling** - Use a 6.8-μF tantalum capacitor in parallel with a 0.1-μF ceramic capacitor on each supply terminal. It may be possible to share the tantalum among several amplifiers depending on the application, but a 0.1-μF ceramic capacitor should always be used on the supply terminal of every amplifier. In addition, the 0.1-μF capacitor should be placed as close as possible to the supply terminal. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. The designer should strive for distances of less than 0.1 inch between the device power terminals and the ceramic capacitors.
- **Sockets** - Sockets are not recommended for high-speed operational amplifiers. The additional lead inductance in the socket pins often lead to stability problems. Surface-mount packages soldered directly to the printed-circuit board is the best implementation.
- **Short trace runs/compact part placements** - Optimum high-frequency performance is achieved when stray series inductance has been minimized. To realize this, the circuit layout should be made as compact as possible, thereby minimizing the length of all trace runs. Particular attention should be paid to the inverting input of the amplifier. Its length should be kept as short as possible. This helps to minimize stray capacitance at the input of the amplifier.
- **Surface-mount passive components** - Using surface-mount passive components is recommended for high-frequency amplifier circuits for several reasons. First, because of the extremely low lead inductance of surface-mount components, the problem with stray series inductance is greatly reduced. Second, the small size of surface-mount components naturally leads to a more compact layout thereby minimizing both stray inductance and capacitance. If leaded components are used, it is recommended that the lead lengths be kept as short as possible.

POWER-DOWN MODE

The THS4120 features a power-down pin ($\overline{\text{PD}}$) which lowers the quiescent current from 11 mA down to 120 μA, ideal for reducing system power. The power-down pin of the amplifier must be pulled high via a 10-kΩ pullup resistor between the $\overline{\text{PD}}$ pin and the positive supply (see Figure 28) in the absence of an applied voltage, putting the amplifier in the power-on mode of operation. To turn off (disable) the amplifier in an effort to conserve power, the power-down pin can be driven towards the negative rail or ground. The threshold voltages for power-on and power-down are relative to the supply rails and given in the specification tables. Above the *Enable Threshold Voltage*, the device is on. Below the *Disable Threshold Voltage*, the device is off. Behavior in between these threshold voltages is not specified.

Note that this power-down functionality is just that; the amplifier consumes less power in power-down mode. The power-down mode is not intended to provide a high-impedance output. The power-down functionality is not intended to allow use as a 3-state bus driver. When in power-down mode, the impedance looking back into the output of the amplifier is dominated by the feedback and gain-setting resistors, but the output impedance of the device itself varies depending on the voltage applied to the outputs.

The time delays associated with turning the device on and off are specified as the time it takes for the amplifier to reach 50% of the nominal quiescent current. The enable time delay is in the order of microseconds due to the amplifier moving in and out of the linear mode of operation.

PRINCIPLES OF OPERATION (continued)




Figure 28.

Due to the similarity of the standard inverting amplifier configuration, the output impedance appears to be low while in the power-down state. This is because the feedback resistor (R_f) and the gain resistor ($R_{(g)}$) are still connected to the circuit. Therefore, a current path is allowed between the input of the amplifier and the output of the amplifier. An example of the closed-loop output impedance is shown in Figure 29.




Figure 29.


GENERAL PowerPAD DESIGN CONSIDERATIONS (APPLICABLE TO DIFFERENTIAL AMPLIFIER FAMILY)

The THS412x is available packaged in a thermally enhanced DGN package, which is a member of the PowerPAD family of packages. This package is constructed using a downset leadframe on which the die is mounted [see Figure 30(a) and Figure 30(b)]. This arrangement results in the leadframe being exposed as a thermal pad on the underside of the package [see Figure 30(c)]. Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat-dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the, heretofore, awkward mechanical methods of heatsinking.

More complete details of the PowerPAD installation process and thermal management techniques can be found in the Texas Instruments Technical Brief, *PowerPAD Thermally Enhanced Package* (SLMA002). This document can be found at the TI Web site (www.ti.com) by searching on the key word PowerPAD. The document can also be ordered through your local TI sales office. Refer to literature number SLMA002 when ordering.



- A. The thermal pad is electrically isolated from all terminals in the package.


Figure 30. Views of Thermally Enhanced DGN Package

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. When the thermal pad is soldered directly to the printed circuit board (PCB), the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground plane or special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, *PowerPAD Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD Made Easy*, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Top View

NOTE: All linear dimensions are in millimeters

PPTD041

Exposed Thermal Pad Dimensions

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|----------------|-----------------|------|-------------|-------------------------|------------------|---|
| THS4120CD | ACTIVE | SOIC | D | 8 | 75 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4120CDGK | ACTIVE | MSOP | DGK | 8 | 100 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120CDGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120CDGN | ACTIVE | MSOP-Power PAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120CDGNR | ACTIVE | MSOP-Power PAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120CDR | ACTIVE | SOIC | D | 8 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4120ID | ACTIVE | SOIC | D | 8 | 75 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4120IDGK | ACTIVE | MSOP | DGK | 8 | 100 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120IDGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120IDGN | ACTIVE | MSOP-Power PAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120IDGNR | ACTIVE | MSOP-Power PAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4120IDR | ACTIVE | SOIC | D | 8 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4121CD | ACTIVE | SOIC | D | 8 | 75 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4121CDGK | ACTIVE | MSOP | DGK | 8 | 100 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121CDGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121CDGN | ACTIVE | MSOP-Power PAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121CDGNR | ACTIVE | MSOP-Power PAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121CDR | ACTIVE | SOIC | D | 8 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4121ID | ACTIVE | SOIC | D | 8 | 75 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |
| THS4121IDGK | ACTIVE | MSOP | DGK | 8 | 100 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121IDGKR | ACTIVE | MSOP | DGK | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121IDGN | ACTIVE | MSOP-Power PAD | DGN | 8 | 80 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|----------------|-----------------|------|-------------|-------------------------|------------------|---|
| THS4121IDGNR | ACTIVE | MSOP-Power PAD | DGN | 8 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| THS4121IDR | ACTIVE | SOIC | D | 8 | 2500 | Pb-Free (RoHS) | CU NIPDAU | Level-2-260C-1YEAR/ Level-1-220C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

None: Not yet available Lead (Pb-Free).

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGK (S-PDSO-G8)


PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion.
 - D. Falls within JEDEC MO-187 variation AA.

DGN (S-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - Falls within JEDEC MO-187

PowerPAD is a trademark of Texas Instruments.

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated