

LINEAR INTEGRATED CIRCUITS

REGULATING PULSE WIDTH MODULATOR

DESCRIPTION


The SG1526B is a high-performance pulse width modulator for switching power supplies which offers improved functional and electrical characteristics over the industry-standard SG1526. A direct pin-for-pin replacement for the earlier device with all its features, it incorporates the following enhancements: a bandgap reference circuit for improved regulation and drift characteristics, improved undervoltage lockout, lower temperature coefficients on oscillator frequency and current-sense threshold, tighter tolerance on softstart time, much faster SHUTDOWN response, improved double-pulse supperession logic for higher speed operation, and an improved output driver design with low shoot-through current, and faster rise and fall times. This versatile device can be used to implement single-ended or push-pull switching regulators of either polarity, both transformer-less and transformer-coupled. The SG1526B is specified for operation over the full military ambient temperature range of -55°C to 150°C. The SG2526B is characterized for the industrial range of -25°C to 150°C, and the SG3526B is designed for the commercial range of 0°C to 125°C.

FEATURES

- 8 to 35 volt operation
- 5V low drift 1% bandgap reference
- 1Hz to 500KHz oscillator range
- Duai 100mA source/sink
- · Digital current limiting
- Double pulse suppression
- Programmable deadtime
- Improved undervoltage lockout
- · Single pulse metering
- Programmable soft-start
- · Wide current limit common mode range
- TTL/CMOS compatible logic ports
- Symmetry correction capability
- Guaranteed 6 unit synchronization
- Shoot thru currents less than 100mA
- Improved shutdown delay
- · Improved rise and fall time

HIGH RELIABILITY FEATURES - SG1526B

- Available to MIL-STD-883
- MIL-M38510/12603BVA JAN1526BJ
- Radiation data available
- SG level "S" processing available



April 1990


SG1526B/SG2526B/SG3526B

| ABSOLUTE MAXIMUM RATINGS (Note | 1) |
|--|-------------------------|
| Input Voltage (V _{IN}) | 40V |
| Collector Supply Voltage (V _C) | 40V |
| Logic Inputs | |
| Analog Inputs | 0.3V to V _{IN} |
| Source/Sink Load Current (each output) | 200mÄ |
| Reference Load Current | 50mA |


| Logic Sink Current15mA | |
|--|--|
| Operating Junction Temperature | |
| Hermetic (J, F, L Packages)150°C | |
| Plastic (N, DW Packages) 150°C | |
| Storage Temperature Range65°C to 150°C | |
| Lead Temperature (Soldering, 10 Seconds) | |

Note 1. Exceeding these ratings could cause damage to the device.

THERMAL DERATING CURVES







CASE TEMPERATURE - *C MAXIMUM POWER DISSIPATION vs CASE TEMPERATURE

RECOMMENDED OPERATING CONDITIONS (Note 2)

| Input Voltage | 8V to 35V |
|--|---------------|
| Collector Supply Voltage | 4.5V to 35V |
| Sink/Source Load Current (each output) | 0 to 100mA |
| Reference Load Current | 0 to 20mA |
| Oscillator Frequency Range | 1Hz to 500KHz |
| Oscillator Timing Resistor | 2KΩ to 150KΩ |
| Note 2. Range over which the device is functional. | |

| Oscillator Timing Capacitor | 470pF to 20μF |
|---------------------------------------|---------------|
| Available Deadtime Range at 40KHz | 5% to 50% |
| Operating Junction Temperature Range: | |
| SG1526B | 55°C to 125°C |
| SG2526B | 25°C to 85°C |
| SG3526B | 0°C to 70°C |

ELECTRICAL SPECIFICATIONS

(Unless otherwise specified, these specifications apply over the operating ambient temperatures for SG1526B with -55°C \leq T_A \leq 125°C, SG2526B with -25°C \leq T_A \leq 85°C, SG3526B with 0°C \leq T_A \leq 70°C, and V_{IN} = 15V. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.)


| Danamata. | Test Conditions | SG1526B/2526B | | | SG3526B | | | Units |
|-------------------------------------|----------------------------|---------------|------|------|---------|------|------|--------|
| Parameter | rest Conditions | | Тур. | Max. | Min. | Тур. | Max. | Oillis |
| Reference Section (Note 3) | | • | | | | | | |
| Output Voltage | T, = 25°C | 4.95 | 5.00 | 5.05 | 4.90 | 5.00 | 5.10 | ٧ |
| Line Regulation | V _{IN} = 8 to 35V | I | 7 | 10 | Ī | 10 | 20 | mV |
| Load Regulation | I, = 0 to 20mA | | 10 | 20 | 1 | 10 | 25 | mV |
| Temperature Stability (Note 9) | Over Operating T | | 15 | 50 | ł | 15 | 50 | m۷ |
| Total Output Voltage Range (Note 9) | 1 | 4.90 | 5.00 | 5.10 | 4.85 | 5.00 | 5.15 | l v |
| Short Circuit Current | V _{REE} = 0V | 25 | 50 | 125 | 25 | 50 | 125 | mA |
| Undervoltage Lockout Section | 1 | | | | | | | |
| RESET Output Voltage | V _{REF} = 3.8V | | 0.2 | 0.4 | | 0.2 | 0.4 | \ \ |
| RESET Output Voltage | V _{REF} = 4.8V | 2.4 | 4.8 | | 2.4 | 4.8 | | V |


ELECTRICAL SPECIFICATIONS (continued)

| Parameter | Test Conditions | SG1526B/2526B | | | SG3526B | | | Units | |
|---------------------------------------|---|---------------|------|-------|---------|------|-------|----------|--|
| Parameter | rest Conditions | Min. | Тур. | Max. | Min. | Тур. | Max. | Orinta | |
| Oscillator Section (Note 4) | | | | | | | | | |
| Initial Accuracy | T ₁ = 25°C | | ±3 | ±8 | | ±3 | ±8 | % | |
| Voltage Stability | $V_{iN} = 8 \text{ to } 35V$ | | 0.5 | 1.0 | | 0.5 | 1.0 | % | |
| Temperature Stability (Note 9) | Over Operating T | | 7 | 10 | | 3 | 5 | % | |
| Minimum Frequency (Note 9) | $R_{\tau} = 150 K\Omega, C_{\tau} = 20 \mu F$ | | | 1.0 | | | 1.0 | Hz | |
| Maximum Frequency | $R_{\tau} = 2K\Omega$, $C_{\tau} = 470pF$ | 500 | | | 500 | į. | | KHz | |
| Sawtooth Peak Voltage | V _{IN} = 35V | 2.5 | 3.0 | 3.5 | 2.5 | 3.0 | 3.5 | V | |
| Sawtooth Valley Voltage | V _{IN} = 8V | 0.5 | 1.0 | 1.1 | 0.5 | 1.0 | 1.1 | V | |
| SYNC Pulse Width | $R_i^{\prime\prime} = 2.0 K\Omega$ to V_{BFF} | | 1.0 | 2 | | 1.0 | 2 | μs | |
| Error Amplifier Section (Note 5) | | | | | | | | | |
| Input Offset Voltage | $R_s \le 2K\Omega$ | | 2 | 5 | | 2 | 10 | mV | |
| Input Bias Current | 1 9 | Ī | -350 | -1000 | | -350 | -2000 | nΑ | |
| Input Offset Current | | l | 35 | 100 | ł | 35 | 200 | nA | |
| DC Open Loop Gain | $R_i \ge 10M\Omega$ | 64 | 72 | | 60 | 72 | | dB | |
| High Output Voltage | $V_{PIN1}^{L} - V_{PIN2} \ge 150 \text{mV}, I_{SOURCE} = 100 \mu\text{A}$ | 3.6 | 4.2 | | 3.6 | 4.2 | | V | |
| Low Output Voltage | $V_{PIN2} - V_{PIN3} \ge 150 \text{mV}, I_{SINK} = 100 \mu\text{A}$ | 1 | 0.2 | 0.4 | | 0.2 | 0.4 | V | |
| Common Mode Rejection | $ R_s \le 2K\Omega$ | 70 | 94 | | 70 | 94 | ļ. | dB | |
| Supply Voltage Rejection | V _{IN} = 8V to 35V | 66 | 80 | ' | 66 | 80 | | dB | |
| PWM Comparator Section (Note | | | | | • | | | | |
| Minimum Duty Cycle | V _{COMPENSATION} = 0.4V | | | 0 | | | 0 | % | |
| Maximum Duty Cycle | V _{COMPENSATION} = 3.6V | 45 | 49 | | 45 | 49 | | % | |
| Digital Ports (SYNC, SHUTDOW | N. and RESET) | | | | | | • | | |
| HIGH Output Voltage | Isource = 40µA | 2.4 | 4 | | 2.4 | 4 | | V | |
| LOW Output Voltage | I _{SINK} = 3.6mA | Ī | 0.2 | 0.4 | 1 | 0.2 | 0.4 | V | |
| HIGH Input Current | V _{IH} = 2.4V | 1 | -125 | -200 | 1 | -125 | -200 | μА | |
| LOW Input Current | $V_{\parallel} = 0.4V$ | | -225 | -360 | 1 | -225 | -360 | μΑ | |
| SHUTDOWN Delay to Output | (Note9) | | ! | 200 | 1 | l | 200 | ns | |
| Current Limit Comparator Secti | | | 1 | | | | | • | |
| Sense Voltage | $R_s \le 50\Omega$ | 90 | 100 | 110 | 80 | 100 | 120 | mV | |
| Input Bias Current | 1 5 | 1 | ˈ -3 | -10 | Ì | -3 | -10 | μA | |
| Delay to Output (Note 9) | | 1 | | 400 | | | 400 | ns | |
| Soft-Start Section | | | | | | | | | |
| Error Clamp Voltage | RESET = 0.4V | I | 0.1 | 0.4. | | 0.1 | 0.4. | V | |
| C. Charging Current | RESET = 2.4V | 50 | 100 | 150 | 50 | 100 | 150 | μА | |
| Output Drivers (each output) (N | ote 7) | 1 | | | | | | | |
| HIGH Output Voltage | I _{source} = 20mA | 12.5 | 13.5 | | 12.5 | 13.5 | | V | |
| · · · · · · · · · · · · · · · · · · · | I _{SOURCE} = 100mA | 12 | 13 | 1 | 12 | 13 | | V | |
| LOW Output Voltage | I _{SINK} = 20mA | | 0.2 | 0.3 | 1 | 0.2 | 0.3 | V | |
| | I _{SINK} = 100mA | Ī | 1.2 | 2 | | 1.2 | 2 | V | |
| Collector Leakage | $V_{C} = 40V$ | 1 | 50 | 150 | 1 | 50 | 150 | μA | |
| Rise Time | $C_L = 1000pF$ | | 0.3 | 0.4 | ĺ | 0.3 | 0.4 | μs | |
| Fall Time | C ₁ = 1000pF | 1 | 0.1 | 0.15 | 1 | 0.1 | 0.15 | μs | |
| Power Consumption Section (N | | | 1 | | | | | <u> </u> | |
| Standby Current | SHUTDOWN = 0.4V | | 18 | 30 | | 18 | 30 | mA | |


Note 3. I, = 0mA Note 4. \dot{F}_{OSC} = 40KHz (R_{τ} = 4.12K Ω ±1%, C_{τ} = .01 μ F ±1%, R_{o} = 0 Ω) Note 5. V_{CM} = 0 to 5.2V Note 6. V_{CM} = 0 to 12V

Note 7. $V_c = 15V$ Note 8. $V_x = 35V$ Note 9. These parameters, although guaranteed over the recommended operating conditions, are not tested in production.





CHARACTERISTIC CURVES (continued)



APPLICATION INFORMATION

VOLTAGE REFERENCE

The reference regulator of the SG1526B is a "band-gap" type; that is, the precision +5 volt output is derived from the very predictable base-emitter voltage of an NPN transistor. Since this is a sub-surface phenomenon, the resulting output exhibits excellent stability compared to earlier surface-breakdown zener designs.

The reference output is stabilized at input voltages as low as +8 volts, and can provide up to 20mA of load current to external circuitry. An external PNP transistor can be used to boost the available current to many hundreds of mA. A rugged low-frequency audio-type transistor should be used, and lead lengths between the PWM and transistor should be as short as possible to minimize the risk of oscillation.




FIGURE 20. EXTENDING REFERENCE OUTPUT CURRENT

UNDERVOLTAGE LOCKOUT

The undervoltage lockout circuit protects the SG1526B and the power devices it controls from inadequate supply voltage. If $\pm V_{IN}$ is too low, the circuit disables the output drivers and holds the RESET pin LOW. This prevents spurious output pulses while the control circuitry is stabilizing, and holds the soft-start timing capacitor in a discharged state.

The circuit consists of a merged bandgap reference and comparator circuit which is active when the reference voltage has risen to $2V_{\rm BE}$ or 1.2 volts at $25^{\circ}{\rm C}$. When the reference voltage rises to approximately +4.4 volts, the circuit enables the output drivers and releases the RESET pin, allowing a normal softstart. The comparator has 200mV of hysteresis to minimize oscillation at the trip point. When +V_{\rm IN} to the PWM is removed and the reference drops to +4.2 volts, the undervoltage circuit pulls RESET LOW again. The soft-start capacitor is immediately discharged, and the PWM is ready for another soft-start cycle.

The SG1526B can operate from a +5 volt supply regulated to within $\pm 4\%$ by connecting the V_{REF} pin to the +V_{IN} pin.




FIGURE 21. SIMPLIFIED UNDERVOLTAGE LOCKOUT

SOFT-START CIRCUIT

The soft-start circuit protects the power transistors and rectifier diodes from high current surges during power supply turn-on. When supply voltage is first applied to the SG1526B, the undervoltage lockout circuit holds RESET LOW with Q3. Q1 is turned on, which holds the soft-start capacitor voltage at zero. The second collector of Q1 clamps the output of the error amplifier to ground, guaranteeing zero duty cycle at the driver outputs. When the supply voltage reaches normal operating range, RESET will go HIGH. Q1 turns off, allowing the internal $100\mu\text{A}$ current source to charge C_{S} . Q2 clamps the error amplifier output to $1.0~\text{V}_{\text{BE}}$ above the voltage on C_{S} . As the soft-start voltage ramps up to +5 volts, the duty cycle of the PWM linearly increases to whatever value the voltage regulation loop requires for an error null. Figure 7 gives the timing relationship between C_{S} ramp time to 100% duty cycle.




FIGURE 22. SOFT-START CIRCUIT SCHEMATIC

APPLICATION INFORMATION (continued)

DIGITAL CONTROL PORTS

The three digital control ports of the SG1526B are bi-directional. Each pin can drive TTL and 5 volt CMOS logic directly, up to a fan-out of 10 low-power Schottky gates. Each pin can also be directly driven by open-collector TTL, open-drain CMOS, and open-collector voltage comparators, fan-in is equivalent to 1 low-power Schottky gate. Each port is normally HIGH; the pin is pulled LOW to activate the particular function. Driving SYNC LOW initiates a discharge cycle in the oscillator. Pulling SHUTDOWN LOW immediately inhibits all PWM output pulses. Holding RESET LOW discharges the soft-start capacitor. The logic threshold is +1.1 volts at +25°C. Noise immunity can be gained at the expense of fan-out with an external 2K pull-up resistor to +5 volts.




FIGURE 23 DIGITAL CONTROL PORT SCHEMATIC

OSCILLATOR

The oscillator is programmed for frequency and dead time with three components: $R_{_{T}}\,C_{_{T}}$, and $R_{_{D}}$. Two waveforms are generated: a sawtooth waveform at pin 10 for pulse width modulation, and a logic clock at pin 12. The following procedure is recommended for choosing timing values:

- 1. With $R_{_D} = 0\Omega$ (pin 11 shorted to ground) select values for $R_{_T}$ and $C_{_T}$ from Figure 19 to give the desired oscillator period. Remember that the frequency at each driver output is half the oscillator frequency, and the frequency at the +V $_{_C}$ terminal is the same as the oscillator frequency.
- If more dead time is required, select a larger value of R_D using Figure 14 as a guide. At 40 KHz dead time increases by 300 ns/Ω.
- Increasing the dead time will cause the oscillator frequency to decrease slightly. Go back and decrease the value of R_T slightly to bring the frequency back to the nominal design value.

The SG1526B can be synchronized to an external logic clock by programming the oscillator to free-run at a frequency 10% slower than the sync frequency. A periodic LOW logic pulse approximately 0.5 µSec wide at the SYNC pin will then lock the oscillator to the external frequency.

Multiple devices can be synchronized together by programming one master unit for the desired frequency, and then sharing its sawtooth and clock waveforms with the slave units. All C_T terminals are connected to the C_T pin of the master, and all $\overline{\text{SYNC}}$ terminals are likewise connected to the $\overline{\text{SYNC}}$ pin of the master. Slave R_T terminals should not be left open; at least 50K should be connected from each pin to ground. Slave R_D terminals may be either left open or grounded.




FIGURE 24.
OSCILLATOR CONNECTIONS ANDD WAVEFORMS


ERROR AMPLIFIER

The error amplifier is a transconductance design, with an output impedance of 2 megohms. Since all voltage gain takes place at the output pin, the open-loop gain/frequency characteristics can be controlled with shunt reactance to ground. When compensated for unity-gain stability with 100 pF, the amplifier has an open-loop pole at 400 Hz.

The input connections to the error amplifier and determined by the polarity of the switching supply output voltage. For positive supplies, the common-mode voltage is +5.0 volts and the feedback connections in Figure 25A are used. With negative supplies, the common-mode voltage is ground and the feedback divider is connected between the negative output and the +5.0 volt reference voltage, as shown in Figure 25B.

$$\begin{array}{c} \text{VREF} \xrightarrow{R_3} & \text{OPRITYE} \\ \text{CND} & \text{VOUT} = \text{VREF} \left(\frac{R_1 + R_2}{R_2} \right) \\ \text{R}_3 = \left(\frac{R_1 + R_2}{R_1 + R_2} \right) \\ \text{(A)} & \text{(B)} \end{array}$$

FIGURE 25. ERROR AMPLIFIER CONNECTIONS



CONNECTION DIAGRAMS & ORDERING INFORMATION (See Notes Below)

| Package | Part No. | Ambient Temperature Range | Connection Diagram |
|---|---|---|---|
| 18-PIN CERAMIC DIP J - PACKAGE | SG1526BJ/883B SG1526BJ SG2526BJ SG3526BJ | -55°C to 125°C -55°C to 125°C -55°C to 125°C 0°C to 70°C | + ERROR 2 1 18 V Nes - ERROR 2 17 + V H COMPENSATION 3 16 OUTPUT B Contine 4 15 GROUND RESST 5 14 V OCLETOR - CURRENT SENSE 6 13 OUTPUT A |
| 18-PIN PLASTIC DIP N - PACKAGE | SG2526BN SG3526BN | -25°C to 85°C 0°C to 70°C | + CURRENT SENSE 7 12 SYNC |
| 18-PIN WIDE BODY PLASTIC S.O.I.C. DW - PACKAGE | SG2526BDW SG3526BDW | -25°C to 85°C 0°C to 70°C | +ERROR 1 18 V _{RES} -ERROR 2 17 +V _N COMPENSATION 3 16 OUTPUT B COMPENSATION 4 15 GROUND RESET 5 14 +V _{COLLECTOR} -CURRENT SENSE 6 13 OUTPUT A +CURRENT SENSE 7 12 SYNC SHUTDOWN 8 11 R _{OKADIME} R _T 9 10 C ₁ |
| 24-PIN CERAMIC FLAT PACK F - PACKAGE | SG1526BF/883B SG1526BF | -55°C to 125°C -55°C to 125°C | +ERROR |
| 20-PIN CERAMIC LEADLESS CHIP CARRIER L- PACKAGE | SG1526BL/883B SG1526BL | -55°C to 125°C -55°C to 125°C | 1. N.C. 2. +ERROR 3ERROR 4. COMP 5. Cognitive 6. RESET 7C.S. 7 C.S. 9. SHUTDOWN 10. R, 9. 10. 11. 12. 13. 11. C, 11. C, 11. C, 12. R |

Note 1. Contact factory for JAN and DESC product availability.

2. All parts are viewed from the top.

Silicon General • 11861 Western Avenue • Garden Grove, CA 92641 • (714) 898-8121 • TWX: 910-596-1804 • FAX: (714) 893-2570