

# 72-Mbit (2M × 36) Pipelined Sync SRAM

#### **Features**

- Supports bus operation up to 250 MHz
- Available speed grades are 250, 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- 2.5 V core power supply
- 2.5 V I/O operation
- Fast clock-to-output time

  □ 3.0 ns (for 250 MHz device)
- Provide high performance 3-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed writes
- Asynchronous output enable
- Single cycle chip deselect
- CY7C1480BV25 available in JEDEC-standard Pb-free 100-pin thin quad flat pack (TQFP), Pb-free and non Pb-free 165-ball fine-pitch ball grid array (FBGA) package.
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- "ZZ" sleep mode option

## **Functional Description**

The CY7C1480BV25 SRAM integrates 2M × 36 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable ( $\overline{\text{CE}}_1$ ), depth-expansion Chip Enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), Burst Control inputs ( $\overline{\text{ADSC}}$ , ADSP, and  $\overline{\text{ADV}}$ ), Write Enables ( $\overline{\text{BW}}_X$ , and  $\overline{\text{BWE}}$ ), and Global Write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the Output Enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) is active. Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed Write cycle. This part supports Byte Write operations (see Pin Definitions on page 6 and Truth Table on page 9 for further details). Write cycles can be one to two or four bytes wide, as controlled by the byte write control inputs. When it is active LOW, GW writes all bytes.

For a complete list of related documentation, click here.


### Selection Guide

Description	250 MHz	200 MHz	167 MHz	Unit
Maximum access time	3.0	3.0	3.4	ns
Maximum operating current	450	450	400	mA
Maximum complementary metal oxide semiconductor (CMOS) standby current	120	120	120	mA

**Cypress Semiconductor Corporation**- Document Number: 001-15143 Rev. \*N



# Logic Block Diagram - CY7C1480BV25





## Contents


Pin Configurations	4
Pin Definitions	
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	8
Burst Sequences	8
Sleep Mode	8
Interleaved Burst Address Table	8
Linear Burst Address Table	8
ZZ Mode Electrical Characteristics	8
Truth Table	
Truth Table for Read/Write	10
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	11
Test Access Port (TAP)	
PERFORMING A TAP RESET	
TAP REGISTERS	
TAP Instruction Set	
TAP Controller State Diagram	
TAP Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	16
TAP DC Electrical Characteristics	
and Operating Conditions	16

Identification Register Definitions	17
Scan Register Sizes	17
Instruction Codes	
Boundary Scan Order	18
Maximum Ratings	19
Operating Range	19
Neutron Soft Error Immunity	19
Electrical Characteristics	19
Capacitance	20
Thermal Resistance	20
AC Test Loads and Waveforms	21
Switching Characteristics	22
Switching Waveforms	23
Ordering Information	27
Ordering Code Definitions	27
Package Diagrams	28
Acronyms	30
Document Conventions	30
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	33
PSoC®Solutions	
Cypress Developer Community	33
Technical Support	33



# **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout





# Pin Configurations (continued)

## Figure 2. 165-ball FBGA (15 $\times$ 17 $\times$ 1.4 mm) pinout

## CY7C1480BV25 (2M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	CE <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	CE <sub>3</sub>	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE2	$\overline{\text{BW}}_{\text{D}}$	$\overline{BW}_A$	CLK	GW	ŌĒ	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQPB
D	$DQ_C$	$DQ_C$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	DQ <sub>B</sub>	$DQ_B$
Е	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	DQ <sub>B</sub>	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{DDQ}$	NC	$DQP_A$
Р	NC	Α	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



## **Pin Definitions**

Pin Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs Used to Select One of the Address Locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. A1:A0 are fed to the two-bit counter.
$\begin{array}{c} \underline{\overline{BW}}_A, \underline{\overline{BW}}_B, \\ \underline{\overline{BW}}_C, \underline{\overline{BW}}_D, \\ \underline{\overline{BW}}_E, \underline{\overline{BW}}_F, \\ \underline{\overline{BW}}_G, \underline{\overline{BW}}_H \end{array}$	Input- Synchronous	Byte Write Select (BWS) Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, Active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on $BW_X$ and $BWE$ ).
BWE	Input- Synchronous	Byte Write Enable (BWE) Input, Active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock Input. Captures all synchronous inputs to the device. Also increments the burst counter when ADV is asserted LOW during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with CE <sub>2</sub> and CE <sub>3</sub> to select or deselect the device. ADSP is ignored if CE <sub>1</sub> is HIGH. CE <sub>1</sub> is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select or deselect the device. $\text{CE}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronou s	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance Input Signal, Sampled on the Rising Edge of CLK, Active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address Strobe from Processor, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{\text{CE}}_1$ is deasserted HIGH.
ADSC	Input- Synchronous	Address Strobe from Controller, Sampled on the Rising Edge of CLK, Active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronou s	<b>ZZ "Sleep" Input, Active HIGH</b> . When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs, DQPs	I/O- Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by $\overline{\text{OE}}$ . When $\overline{\text{OE}}$ is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP $_{\chi}$ are placed in a tristate condition.
$V_{DD}$	Power Supply	Power Supply Inputs to the Core of the Device.
V <sub>SS</sub>	Ground	Ground for the Core of the Device.
V <sub>SSQ</sub> <sup>[1]</sup>	I/O Ground	Ground for the I/O Circuitry.
$V_{\mathrm{DDQ}}$	I/O Power Supply	Power Supply for the I/O Circuitry.

Document Number: 001-15143 Rev. \*N

Note
1. Applicable for TQFP package. For BGA package V<sub>SS</sub> serves as ground for the core and the I/O circuitry.



## Pin Definitions (continued)

Pin Name	I/O	Description
MODE	Input Static	<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
TDO	JTAG Serial Output Synchronous	<b>Serial Data Out to the JTAG Circuit</b> . Delivers data on the negative edge of TCK. If the JTAG feature is not used, this pin must be disconnected. This pin is not available on TQFP packages.
TDI	JTAG Serial Input Synchronous	<b>Serial Data In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TMS	JTAG Serial Input Synchronous	<b>Serial Data In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not used, this pin can be disconnected or connected to V <sub>DD</sub> . This pin is not available on TQFP packages.
TCK	JTAG Clock	Clock Input to the JTAG Circuitry. If the JTAG feature is not used, this pin must be connected to $V_{SS}$ . This pin is not available on TQFP packages.
NC	_	<b>No Connects</b> . Not internally connected to the die. 144M, 288M, 576M, and 1G are address expansion pins and are not internally connected to the die.

## **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{\rm CO}$ ) is 3.0 ns (250 MHz device).

The CY7C1480BV25 supports secondary cache in systems using either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the Processor Address Strobe (ADSP) or the Controller Address Strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Selects ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

## Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1) ADSP or ADSC is asserted LOW, (2)  $\overline{CE_1}$ ,  $\overline{CE_2}$ ,  $\overline{CE_3}$  are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $\overline{CE_1}$  is HIGH. The address presented to the address inputs (A) is stored into the address advancement logic and the Address Register while being presented to the memory array. The corresponding data is allowed to propagate to the input of the Output Registers. At the rising edge of the next clock the data is

allowed to propagate through the output <u>reg</u>ister and onto the data bus within 3.0 ns (250-MHz device) if OE is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state; its outputs are always tristated during the first cycle of the access. After the <u>first</u> cycle of the access, the outputs are controlled by the OE signal. Consecutive single read cycles are supported. After the <u>SRAM is des</u>elected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately.

## Single Write Accesses Initiated by ADSP

This access is initiated wh<u>en bot</u>h of the following condition<u>s are</u> satisfi<u>ed</u> at clock rise: (1) ADSP is asserted LOW, and (2) CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub> are all asserted active. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The write signals (GW, BWE, and  $\overline{BW_X}$ ) and  $\overline{ADV}$  inputs are ignored during this first cycle.

ADSP-triggered write accesses require two clock cycles to complete. If  $\overline{GW}$  is asserted LOW on the second clock rise, the data presented to the DQs inputs is written into the corresponding address location in the memory array. If  $\overline{GW}$  is HIGH, then the  $\overline{BWE}$  and  $\overline{BW}_X$  signals control the write operation.

The CY7C1480BV25 provides Byte Write capability that is described in the Truth Table for Read/Write on page 10 (for CY7C1480BV25). Asserting the Byte Write Enable input (BWE) with the selected Byte Write (BW $_{\rm X}$ ) input, selectively writes to only the desired bytes. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the write operations.

Because CY7C1480BV25 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of OE.



## Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$  write accesses are initiated when the <u>following</u> conditions are satisfied: (1)  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{ADSP}}$  is deasserted HIGH, (3)  $\overline{\text{CE}}_1$ ,  $\overline{\text{CE}}_2$ ,  $\overline{\text{CE}}_3$  are all asserted active, and (4) the appropriate combination of the write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_X$ ) are asserted active to conduct a write to the desired byte(s).  $\overline{\text{ADSC}}$ -triggered write accesses need a single clock cycle to complete. The address presented to A is loaded into the address register and the address advancement logic while being delivered to the memory array. The  $\overline{\text{ADV}}$  input is ignored during this cycle. If a global write is conducted, the data presented to the DQs is written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remain unaltered. A synchronous self-timed write mechanism has been provided to simplify the write operations.

Because CY7C1480BV25 is a common I/O device, the Output Enable (OE) must be deasserted HIGH before presenting data to the DQs inputs. Doing so tristates the output drivers. As a safety precaution, DQs are automatically tristated whenever a write cycle is detected, regardless of the state of OE.

## **Burst Sequences**

The CY7C1480BV25 provides a two-bit wraparound counter, fed by A1:A0, that implements either an interleaved or linear burst sequence. The interleaved burst sequence is designed specifically to support Intel Pentium applications. The linear burst sequence is designed to support processors that follow a linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting ADV LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

#### Sleep Mode

The ZZ input pin is asynchronous. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles

are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must be deselected prior to entering the "sleep" mode. CE<sub>1</sub>, CE<sub>2</sub>, CE<sub>3</sub>, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.</u>

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
$I_{DDZZ}$	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	120	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	-	ns

Document Number: 001-15143 Rev. \*N



## **Truth Table**

The truth table for CY7C1480BV25 follows. [2, 3, 4, 5, 6]

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect cycle, power down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tristate
Sleep mode, power down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

2. X = Do Not Care, H = Logic HIGH, L = Logic LOW.

3. WRITE = L when any one or more Byte Write Enable signals and BWE = L or GW = L. WRITE = H when all Byte Write Enable signals, BWE, GW = H.

4. The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.

5. The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH before the start of the write cycle to enable the outputs to tristate. OE is a do not care for the remainder of the write cycle

6. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as outputs when OE is active (LOW).



# **Truth Table for Read/Write**

The read-write truth table for the CY7C1480BV25 follows. [7]

Function (CY7C1480BV25)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

Note
7. The DQ pins are controlled by the current cycle and the  $\overline{\text{OE}}$  signal.  $\overline{\text{OE}}$  is asynchronous and is not sampled with the clock.



## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1480BV25 incorporates a serial boundary scan test access port (TAP). This port operates in accordance with IEEE Standard 1149.1-1990 but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 2.5 V I/O logic levels.

The CY7C1480BV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

## Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, tie TCK LOW ( $V_{SS}$ ) to prevent device clocking. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to  $V_{DD}$  through a pull up resistor. TDO must be left unconnected. At power up, the device comes up in a reset state, which does not interfere with the operation of the device.

## **Test Access Port (TAP)**

## Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input gives commands to the TAP controller and is sampled on the rising edge of TCK. You can leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 13. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. Whether the output is active depends on the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

## Performing a TAP Reset

Perform a RESET by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

## **TAP Registers**

Registers are connected between the TDI and TDO balls to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 14. At power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This shifts data through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM. The  $\times$  36 configuration has a 73-bit-long register, and the  $\times$  18 configuration has a 54-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller moves to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The Boundary Scan Order on page 18 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

## Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 17.

#### **TAP Instruction Set**

## Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 17. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in detail below.



The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction that is executed whenever the instruction register is loaded with all zeros. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-zero instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High Z state.

#### **IDCODE**

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO balls and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is in a test logic reset state.

### SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the device TAP controller is not fully 1149.1 compliant.

When the SAMPLE/PRELOAD instruction is loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and bidirectional balls is captured in the boundary scan register.

Be aware that the TAP controller clock can only operate at a frequency up to 10 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that may be captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold time ( $t_{CS}$  plus  $t_{CH}$ ).

The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO balls.

Note that because the PRELOAD part of the command is not implemented, putting the TAP to the Update-DR state while performing a SAMPLE/PRELOAD instruction has the same effect as the Pause-DR command.

### **BYPASS**


When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.




# **TAP Controller Block Diagram**



# **TAP Timing**

Figure 3. TAP Timing





# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [8, 9]	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK clock cycle time	50	_	ns
t <sub>TF</sub>	TCK clock frequency	_	20	MHz
t <sub>TH</sub>	TCK clock HIGH time	20	-	ns
t <sub>TL</sub>	TCK clock LOW time	20	-	ns
Output Times		•		•
t <sub>TDOV</sub>	TCK clock LOW to TDO valid	_	10	ns
t <sub>TDOX</sub>	TCK clock LOW to TDO invalid	0	-	ns
Setup Times		•		•
t <sub>TMSS</sub>	TMS setup to TCK clock rise	5	_	ns
t <sub>TDIS</sub>	TDI setup to TCK clock rise	5	-	ns
t <sub>CS</sub>	Capture setup to TCK rise	5	-	ns
Hold Times		•		•
t <sub>TMSH</sub>	TMS hold after TCK clock rise	5	-	ns
t <sub>TDIH</sub>	TDI hold after clock rise	5	-	ns
t <sub>CH</sub>	Capture hold after clock rise	5	_	ns

## Notes


t<sub>CS</sub> and t<sub>CH</sub> refer to the setup and hold time requirements of latching data from the boundary scan register.
 Test conditions are specified using the load in TAP AC Test Conditions. t<sub>R</sub>/t<sub>F</sub> = 1 ns.



## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V

# 2.5 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 2.5 V ± 0.125 V unless otherwise noted)

Parameter [10]	Description	Test Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH voltage	I <sub>OH</sub> = -1.0 mA, V <sub>DDQ</sub> = 2.5 V	1.7	_	V
V <sub>OH2</sub>	Output HIGH voltage	$I_{OH} = -100 \mu A, V_{DDQ} = 2.5 V$	2.1	_	V
V <sub>OL1</sub>	Output LOW voltage	I <sub>OL</sub> = 1.0 mA, V <sub>DDQ</sub> = 2.5 V	-	0.4	V
$V_{OL2}$	Output LOW voltage	I <sub>OL</sub> = 100 μA, V <sub>DDQ</sub> = 2.5 V	-	0.2	V
V <sub>IH</sub>	Input HIGH voltage	V <sub>DDQ</sub> = 2.5 V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage	V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
I <sub>X</sub>	Input load current	$GND \le V_I \le V_{DDQ}$	<b>–</b> 5	5	μА

<sup>10.</sup> All voltages refer to V<sub>SS</sub> (GND).



# **Identification Register Definitions**

Instruction Field	CY7C1480BV25 (2M × 36)	Description
Revision number (31:29)	000	Describes the version number
Device depth (28:24)	01011	Reserved for internal use
Architecture/Memory Type(23:18)	000000	Defines memory type and architecture
Bus width/density(17:12)	100100	Defines width and density
Cypress JEDEC ID code (11:1)	00000110100	Enables unique identification of SRAM vendor
ID register presence indicator (0)	1	Indicates the presence of an ID register

# **Scan Register Sizes**

Register Name	Bit Size (× 36)
Instruction	3
Bypass	1
ID	32
Boundary scan order – 165-ball FBGA	73

# **Instruction Codes**

Instruction	Code	Description
EXTEST	000	Captures the I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.

Document Number: 001-15143 Rev. \*N



# **Boundary Scan Order**

(2 M × 36)

Bit #	165-ball ID
1	C1
2	D1
3	E1
4	D2
5	E2
6	F1
7	G1
8	F2
9	G2
10	J1
11	K1
12	L1
13	J2
14	M1
15	N1
16	K2
17	L2
18	M2
19	R1
20	R2

Bit #	165-ball ID
21	R3
22	P2
23	R4
24	P6
25	R6
26	N6
27	P11
28	R8
29	P3
30	P4
31	P8
32	P9
33	P10
34	R9
35	R10
36	R11
37	N11
38	M11
39	L11
40	M10

Bit #	165-ball ID		
41	L10		
42	K11		
43	J11		
44	K10		
45	J10		
46	H11		
47	G11		
48	F11		
49	E11		
50	D10		
51	D11		
52	C11		
53	G10		
54	F10		
55	E10		
56	A10		
57	B10		
58	A9		
59	B9		
60	A8		

Bit #	165-ball ID
61	B8
62	A7
63	В7
64	B6
65	A6
66	B5
67	A5
68	A4
69	B4
70	В3
71	A3
72	A2
73	B2



# **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

device. These user guidelines are not tested.	
Storage temperature	°C
Ambient temperature with power applied	°C
Supply voltage on $V_{DD}$ relative to GND0.3 V to +3.6	١V
Supply voltage on $V_{DDQ}$ relative to GND $-0.3~V$ to +V	DD
DC voltage applied to outputs in tristate0.5 V to V <sub>DDQ</sub> + 0.5	5 V
DC input voltage0.5 V to V <sub>DD</sub> + 0.5	5 V
Current into outputs (LOW)20 r	nΑ
Static discharge voltage (MIL-STD-883, Method 3015) > 2001	V
Latab up aurrent	~ ^

# **Operating Range**

Range	Ambient Temperature	$V_{DD}$	$V_{DDQ}$	
Commercial	0 °C to +70 °C		2.5 V – 5% to	
Industrial	–40 °C to +85 °C	+ 5%	$V_{DD}$	

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single-bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi-bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing; this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

## **Electrical Characteristics**

Over the Operating Range

Parameter [11, 12]	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power supply voltage			2.375	2.625	V
$V_{DDQ}$	I/O supply voltage	For 2.5 V I/O		2.375	$V_{DD}$	V
V <sub>OH</sub>	Output HIGH voltage	For 2.5 V I/O, I <sub>OH</sub> = –1.0 mA		2.0	_	V
$V_{OL}$	Output LOW voltage	For 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
V <sub>IH</sub>	Input HIGH voltage [11]	For 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage [11]	For 2.5 V I/O		-0.3	0.7	V
^	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		<b>-</b> 5	5	μА
	Input current of MODE	Input = V <sub>SS</sub>	-30	_	μА	
		Input = V <sub>DD</sub>	_	5	μΑ	
	Input current of ZZ	Input = V <sub>SS</sub>		<b>-</b> 5	_	μΑ
		Input = V <sub>DD</sub>		_	30	μΑ
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disable	ed	<b>-</b> 5	5	μΑ
I <sub>DD</sub> <sup>[13]</sup>	V <sub>DD</sub> operating supply current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $t_{CYC}$	4.0 ns cycle, 250 MHz	-	450	mA
			5.0 ns cycle, 200 MHz	-	450	mA
			6.0 ns cycle, 167 MHz	-	400	mA

#### Notes

<sup>11.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 \text{ V}$  (pulse width less than  $t_{CYC}/2$ ). Undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (pulse width less than  $t_{CYC}/2$ ). 12. Power up: assumes a linear ramp from 0 V to  $V_{DD(min.)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 13. The operation current is calculated with 50% read cycle and 50% write cycle.



# **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [11, 12]	Description	Test Conditions		Min	Max	Unit
I <sub>SB1</sub>	Automatic CE power down current – TTL Inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ ,	4.0 ns cycle, 250 MHz	_	200	mA
		$f = f_{MAX} = 1/t_{CYC}$	5.0 ns cycle, 200 MHz	_	200	mA
			6.0 ns cycle, 167 MHz	-	200	mA
I <sub>SB2</sub>	Automatic CE power down current – CMOS inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ f = 0	All speeds	-	120	mA
I <sub>SB3</sub>	Automatic CE power down current – CMOS inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \le 0.3 \text{ V or } V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$ ,	4.0 ns cycle, 250 MHz	_	200	mA
	$f = f_{MAX} = 1/t_{CYC}$		5.0 ns cycle, 200 MHz	_	200	mA
			6.0 ns cycle, 167 MHz	-	200	mA
I <sub>SB4</sub>	Automatic CE power down current – TTL inputs	$V_{DD}$ = Max, Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speeds	-	135	mA

# Capacitance

Parameter [14]	Description	Test Conditions	100-pin TQFP Package	165-ball FBGA Package	Unit
C <sub>ADDRESS</sub>	Address input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	6	6	pF
C <sub>DATA</sub>	Data input capacitance	V <sub>DD</sub> = 2.5 V, V <sub>DDQ</sub> = 2.5 V	5	5	pF
C <sub>CTRL</sub>	Control input capacitance		8	8	pF
C <sub>CLK</sub>	Clock input capacitance		6	6	pF
C <sub>IO</sub>	Input/output capacitance		5	5	pF

# **Thermal Resistance**

Parameter [14]	Description	Test Conditions	100-pin TQFP Max	165-ball FBGA Max	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for measuring		16.3	°C/W
30	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	2.28	2.1	°C/W

Document Number: 001-15143 Rev. \*N


Note
14. Tested initially and after any design or process change that may affect these parameters.



# **AC Test Loads and Waveforms**

## Figure 4. AC Test Loads and Waveforms

### 2.5 V I/O Test Load





# **Switching Characteristics**

Over the Operating Range

Parameter [15, 16]	Description	250	MHz	200	MHz	167 MHz		I I m ! 4
Parameter [10, 10]	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD(typical)</sub> to the first access <sup>[17]</sup>	1	_	1	_	1	_	ms
Clock		•	•	•	•	•	•	
t <sub>CYC</sub>	Clock cycle time	4.0	_	5.0	_	6.0	_	ns
t <sub>CH</sub>	Clock HIGH	2.0	_	2.0	_	2.4	_	ns
t <sub>CL</sub>	Clock LOW	2.0	_	2.0	_	2.4	_	ns
Output Times							-	•
t <sub>CO</sub>	Data output valid after CLK rise	_	3.0	_	3.0	_	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.3	_	1.3	-	1.5	_	ns
t <sub>CLZ</sub>	Clock to Low Z [18, 19, 20]	1.3	_	1.3	_	1.5	_	ns
t <sub>CHZ</sub>	Clock to High Z [18, 19, 20]	_	3.0	_	3.0	_	3.4	ns
t <sub>OEV</sub>	OE LOW to output valid	_	3.0	_	3.0	_	3.4	ns
t <sub>OELZ</sub>	OE LOW to output Low Z [18, 19, 20]	0	_	0	_	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to output High Z [18, 19, 20]	_	3.0	_	3.0	_	3.4	ns
Setup Times								•
t <sub>AS</sub>	Address setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
t <sub>ADS</sub>	ADSC, ADSP setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.4	_	1.4	_	1.5	_	ns
Hold Times		•	•	•		•		
t <sub>AH</sub>	Address hold after CLK rise	0.4	_	0.4	_	0.5	_	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.4	_	0.4	_	0.5	_	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.4	_	0.4	_	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.4	_	0.4	_	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.4	_	0.4	_	0.5	_	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.4	_	0.4	_	0.5	-	ns

## Notes

<sup>15.</sup> Timing reference level is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

16. Test conditions shown in (a) of Figure 4 on page 21 unless otherwise noted.

17. This part has an internal voltage regulator; t<sub>POWER</sub> is the time that the power is supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.

18. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 4 on page 21. Transition is measured ±200 mV from steady-state voltage.


19. At any possible voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z before Low Z under the same system conditions.

<sup>20.</sup> This parameter is sampled and not 100% tested.



# **Switching Waveforms**

Figure 5. Read Cycle Timing [21]




## Note

21. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH.



## Switching Waveforms (continued)

Figure 6. Write Cycle Timing [22, 23]




<sup>22.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH,  $\overline{CE}_2$  is LOW, or  $\overline{CE}_3$  is HIGH. 23. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW, and  $\overline{BW}_X$  LOW.



# Switching Waveforms (continued)

Figure 7. Read/Write Cycle Timing  $^{[24,\ 25,\ 26]}$ 




<sup>24.</sup> On this diagram, when  $\overline{\text{CE}}$  is LOW:  $\overline{\text{CE}}_1$  is LOW,  $\text{CE}_2$  is HIGH, and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH:  $\overline{\text{CE}}_1$  is HIGH,  $\overline{\text{CE}}_2$  is LOW, or  $\overline{\text{CE}}_3$  is HIGH. 25. The data bus (Q) remains in high Z following a write cycle, unless a new read access is initiated by ADSP or ADSC. 26.  $\overline{\text{GW}}$  is HIGH.



# Switching Waveforms (continued)

Figure 8. ZZ Mode Timing  $^{[27,\ 28]}$ 



Notes
27. Device must be deselected when entering ZZ mode. See Truth Table on page 9 for all possible signal conditions to deselect the device.
28. DQs are in high Z when exiting ZZ sleep mode.



# **Ordering Information**


Cypress offers other versions of this type of product in many different configurations and features. The following table contains only the list of parts that are currently available.

For a complete listing of all options, visit the Cypress website at <a href="http://www.cypress.com/products">www.cypress.com/products</a> or contact your local sales representative.

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1480BV25-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1480BV25-167BZXC	51-85165	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	
200	CY7C1480BV25-200BZC	51-85165	165-ball FBGA (15 × 17 × 1.4 mm)	Commercial
	CY7C1480BV25-200BZXC		165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	
250	CY7C1480BV25-250BZI	51-85165	165-ball FBGA (15 × 17 × 1.4 mm)	Industrial


## **Ordering Code Definitions**





# **Package Diagrams**

Figure 9. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050




51-85050 \*E




## Package Diagrams (continued)

Figure 10. 165-ball FBGA ((15 × 17 × 1.40 mm) 0.45 Ball Diameter) Package Outline, 51-85165

NOTES: SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD) PACKAGE WEIGHT: 0.60g JEDEC REFERENCE: MO-216 / ISSUE E PACKAGE CODES: BBOAA / BWOAG





51-85165 \*E

Document Number: 001-15143 Rev. \*N

C



# **Acronyms**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
EIA	Electronic Industries Alliance
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
JEDEC	Joint Electron Devices Engineering Council
JTAG	Joint Test Action Group
LSB	Least Significant Bit
LMBU	Logical multi bit upset
LSBU	Logical Single Bit Upset
MSB	Most Significant Bit
OE	Output Enable
SEL	Single Event Latch-up
SRAM	Static Random Access Memory
TAP	Test Access Port
TCK	Test Clock
TDI	Test Data-In
TDO	Test Data-Out
TMS	Test Mode Select
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



# **Document History Page**

ocumen	nt Title: CY70 nt Number: 0	01-15143		
Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	1024385	See ECN	VKN / KKVTMP	New data sheet.
*A	1562944	See ECN	VKN / AESA	Updated Features (Removed 1.8 V I/O offering). Updated Functional Description (Removed 1.8 V I/O offering). Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed 1.8 V I/O offering). Removed 1.8 V TAP AC Test Conditions. Removed 1.8 V TAP AC Output Load Equivalent. Updated TAP DC Electrical Characteristics and Operating Conditions (Removed 1.8 V I/O offering). Updated Electrical Characteristics (Removed 1.8 V I/O offering). Updated AC Test Loads and Waveforms (Removed 1.8 V I/O offering). Updated Switching Characteristics (Removed 1.8 V I/O offering).
*B	1897447	See ECN	VKN / AESA	Updated Electrical Characteristics (Added Note 13 and referred the same no in $\rm I_{DD}$ parameter).
*C	2082487	See ECN	VKN	Changed status from Preliminary to Final.
*D	2159486	See ECN	VKN / PYRS	Minor Change (Post to external web).
*E	2899725	03/26/2010	NJY	Updated Ordering Information (Removed inactive parts). Updated Package Diagrams.
*F	2957481	06/21/2010	VKN	Added Neutron Soft Error Immunity. Updated Ordering Information (Included "CY7C1480BV25-167BZXC" in the Ordering Information table, modified the disclaimer for the Ordering information) and added Ordering Code Definitions.
*G	3211551	04/19/2011	NJY	Updated Ordering Information (Updated part numbers). Updated Package Diagrams. Added Units of Measure. Updated to new template.
*H	3244686	04/29/2011	NJY	Updated Ordering Information (Updated part numbers).
*	3255165	08/11/2011	NJY	Updated Ordering Information (Updated part numbers). Updated Package Diagrams.
*J	3596931	04/23/2012	NJY	Updated Features (Removed CY7C1482BV25, CY7C1486BV25 related information, removed 209-ball FBGA package related information). Updated Functional Description (Removed CY7C1482BV25, CY7C1486BV2 related information, removed the Note "For best practices recommendation refer to the Cypress application note AN1064, SRAM System Guidelines." at its reference). Removed Logic Block Diagram – CY7C1482BV25. Removed Logic Block Diagram – CY7C1486BV25. Updated Pin Configurations (Removed CY7C1482BV25, CY7C1486BV25 related information, removed 209-ball FBGA package related information). Updated Functional Overview (Removed CY7C1482BV25, CY7C1486BV25 related information). Updated Truth Table (Removed CY7C1482BV25, CY7C1486BV25 related information). Updated Truth Table for Read/Write (Corresponding to CY7C1482BV25, CY7C1486BV25).



# **Document History Page** (continued)

Rev.	ECN No.	Submission Date	Orig. of Change	Description of Change
*J (cont.)	3596931	04/23/2012	NJY	Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Removed CY7C1482BV25, CY7C1486BV25 related information). Updated Identification Register Definitions (Removed CY7C1482BV25, CY7C1486BV25 related information). Updated Scan Register Sizes (Removed Bit Size (× 18) and Bit Size (× 72) columns, removed 209-ball FBGA package related information). Removed Boundary Scan Order (Corresponding to CY7C1482BV25, CY7C1486BV25, 209-ball FBGA package). Updated Capacitance (Removed 209-ball FBGA package related information). Updated Thermal Resistance (Removed 209-ball FBGA package related information). Updated Package Diagrams (spec 51-85165 (Changed revision from *C to *D, removed 209-ball FBGA package related information (spec 51-85167)).
*K	4396347	06/02/2014	PRIT	Updated Package Diagrams: spec 51-85050 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*L	4574263	11/19/2014	PRIT	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end.
*M	4781192	05/29/2015	PRIT	Updated Package Diagrams: spec 51-85165 – Changed revision from *D to *E. Updated to new template. Completing Sunset Review.
*N	5306249	06/13/2016	PRIT	Updated to new template. Completing Sunset Review.



## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

### **Products**

**USB Controllers** 

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch

## **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

## **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

## **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2007-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-15143 Rev. \*N Revised June 13, 2016 Page 33 of 33