## TPA0252 2-W STEREO AUDIO POWER AMPLIFIER WITH DIGITAL VOLUME CONTROL

**PWP PACKAGE** 

(TOP VIEW)

SLOS288A - JUNE 2000 - REVISED APRIL 2001

- Internal Memory Restores Volume Setting After Shutdown or Power Down
- Digital Volume Control From 20 dB to -40 dB
- 2-W/Ch Output Power Into 3-Ω Load
- Stereo Input MUX
- Compatible With PC 99 Desktop Line-Out Into 10-kΩ Load
- Compatible With PC 99 Portable Into 8-Ω Load
- PC-Beep Input
- Depop Circuitry
- Fully Differential Input
- Low Supply Current and Shutdown Current
- Surface-Mount Power Packaging 24-Pin TSSOP PowerPAD™

	`	•	
LOUT- 🗀	10	24	□□ GND
SHUTDOWN $\Box$	2	23	□□ LOUT+
PV <sub>DD</sub> □□□	3	22	SE/BTL
ŪP 🞞	4	21	□□ LIN
DOWN 🗀	5	20	LLINEIN
CLK 🗀	6	19	LHPIN
BYPASS 🖂	7	18	$\square$ $\lor_{DD}$
PV <sub>DD</sub> □□	8	17	T RHPIN
VAŪŽ 🗀	9	16	RLINEIN
PC-BEEP 🖂	10	15	□□ RIN
ROUT- 🗀	11	14	□□ HP/LINE
GND □□	12	13	□□ ROUT+

#### description

The TPA0252 is a stereo audio power amplifier in a 24-pin TSSOP thermally enhanced package capable of delivering 2 W of continuous RMS power per channel into  $3-\Omega$  loads. This device minimizes the number of external components needed, which simplifies the design and frees up board space for other features. When driving 1 W into 8- $\Omega$  speakers, the TPA0252 has less than 0.3% THD+N across its specified frequency range.

Included within this device is integrated depop circuitry that virtually eliminates transients that cause noise in the speakers.

Amplifier gain is controlled by two terminals,  $\overline{\text{UP}}$  and  $\overline{\text{DOWN}}$ . There are 31 discrete steps covering the range of 20 dB (maximum volume setting) to –40 dB (minimum volume setting) in 2 dB steps. By pressing either button momentarily, the volume steps up or down 2 dB. By continuing to hold the button down, the device starts stepping through volume settings at a rate determined by the capacitor on the CLK terminal. An internal input MUX, controlled by the HP/LINE pin, allows two sets of stereo inputs to the amplifier. In notebook applications, where internal speakers are driven as BTL and the line outputs (often headphone drive) are required to be SE, the TPA0252 automatically switches into SE mode when the SE/BTL input is activated. This effectively reduces the gain by 6 dB.

The TPA0252 includes a VAUX terminal that is used to power the volume-setting registers when the device is in  $\overline{SHUTDOWN}$ , and even if the main  $V_{DD}$  power supply is removed. As long as the VAUX terminal is held above 3 V, the registers are maintained. If the VAUX terminal is allowed to go below 3 V, then the data in the registers is lost, and the default gain of -10 dB is loaded into the registers.

The TPA0252 consumes only 9 mA of supply current during normal operation. A miserly shutdown mode reduces the supply current to less than 150  $\mu$ A.

The PowerPAD™ package (PWP) delivers a level of thermal performance that was previously achievable only in TO-220-type packages. Thermal impedances of approximately 35°C/W are truly realized in multilayer PCB applications. This allows the TPA0252 to operate at full power into 8-Ω loads at ambient temperatures of 85°C.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.



## functional block diagram





#### **AVAILABLE OPTIONS**

	PACKAGED DEVICE
T <sub>A</sub>	TSSOP† (PWP)
−40°C to 85°C	TPA0252PWP

<sup>†</sup> The PWP package is available taped and reeled. To order a taped and reeled part, add the suffix R to the part number (e.g., TPA0252PWPR).

## **Terminal Functions**

TERMINAL		<u>.</u>	DECODIFICAL
NAME	NO.	1/0	DESCRIPTION
BYPASS	7		Tap to voltage divider for internal mid-supply bias generator
CLK	6	I	If a 47-nF capacitor is attached, the TPA0252 generates an internal clock. An external clock can override the internal clock input to this terminal.
DOWN	5	I	A momentary pulse on this terminal decreases the volume level by 2 dB. Holding the terminal low for a period of time steps the amplifier through the volume levels at a rate determined by the capacitor on the CLK terminal.
GND	12, 24		Ground connection for circuitry. Connected to thermal pad
HP/LINE	14	ı	Input MUX control. When terminal is high, the LHPIN and RHPIN inputs are selected. When terminal is low, LLINEIN and RLINEIN inputs are selected.
LHPIN	19	ı	Left-channel headphone input, selected when HP/LINE is held high
LIN	21	I	Common left input for fully differential input. AC ground for single-ended inputs
LLINEIN	20	I	Left-channel line negative input, selected when HP/LINE is held low
LOUT+	23	0	Left-channel positive output in BTL mode and positive in SE mode
LOUT-	1	0	Left-channel negative output in BTL mode and high impedance in SE mode
PC-BEEP	10	ı	The input for PC beep mode. PC-BEEP is enabled when a > 1-V (peak-to-peak) square wave is input to PC-BEEP.
$PV_{DD}$	3, 8	I	Power supply for output stage
RHPIN	17	- 1	Right channel headphone input, selected when HP/LINE is held high
RIN	15	- 1	Common right input for fully differential input. AC ground for single-ended inputs
RLINEIN	16	1	Right-channel line input, selected when HP/LINE is held low
ROUT+	13	0	Right-channel positive output in BTL mode and positive in SE mode
ROUT-	11	0	Right-channel negative output in BTL mode and high impedance in SE mode
SE/BTL	22	ı	Input and output MUX control. When this terminal is held high SE outputs are selected. When this terminal is held low BTL outputs are selected.
SHUTDOWN	2	I	When held low, this terminal places the entire device, except PC-BEEP detect circuitry, in shutdown mode.
UP	4	I	A momentary pulse on this terminal increases the volume level by 2 dB. Holding the terminal low for a period of time steps the amplifier through the volume levels at a rate determined by the capacitor on the CLK terminal.
VAUX	9	ı	Volume control memory supply. Connect to system auxiliary that stays active when device is powered down.
$V_{DD}$	18	I	Analog V <sub>DD</sub> input supply. This terminal needs to be isolated from PV <sub>DD</sub> to achieve highest performance.



## TPA0252 2-W STEREO AUDIO POWER AMPLIFIER WITH DIGITAL VOLUME CONTROL

SLOS288A - JUNE 2000 - REVISED APRIL 2001

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub>	
Input voltage, V <sub>I</sub>	
Continuous total power dissipation	internally limited (see Dissipation Rating Table)
Operating free-air temperature range, T <sub>A</sub>	–40°C to 85°C
Operating junction temperature range, T <sub>J</sub>	–40°C to 150°C
Storage temperature range, T <sub>stq</sub>	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 sec	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \leq 25^{\circ} \mbox{C}$	DERATING FACTOR	T <sub>A</sub> = 70°C	T <sub>A</sub> = 85°C
PWP	2.7 W‡	21.8 mW/°C	1.7 W	1.4 W

<sup>‡</sup> See the Texas Instruments document, *PowerPAD™ Thermally Enhanced Package Application Report* (literature number SLMA002), for more information on the PowerPAD™ package. The thermal data measured on a PCB layout based on the information in the section entitled *Texas Instruments Recommended Board for PowerPAD™* on page 33 of the before mentioned document.

#### recommended operating conditions

		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub>		4.5	5.5	V
Volume control memory supply voltage, VAU	X	3	5.5	V
	CLK	4.5		
High-level input voltage, VIH	SE/BTL, HP/LINE, UP, DOWN	4	4 V	
	SHUTDOWN	2		
	SE/BTL, HP/LINE		3	
Low-level input voltage, V <sub>IL</sub>	SHUTDOWN		0.8	V
	UP, DOWN, CLK		0.5	
Operating free-air temperature, TA		-40	85	°C



# electrical characteristics at specified free-air temperature, $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER		TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
IVosl	Output offset voltage (mea	sured differentially)	V <sub>I</sub> = 0,	A <sub>V</sub> = 2			25	mV
	Supply ripple rejection ratio	)	$V_{DD} = 4.9 \text{ V to } $	5.1 V		67		dB
lіні	High-level input current	SE/BTL, HP/LINE, SHUTDOWN, UP, DOWN	V <sub>DD</sub> = 5.5 V,	$V_I = V_{DD}$			1	μА
اارا	Low-level input current	SE/BTL, HP/LINE, SHUTDOWN	V <sub>DD</sub> = 5.5 V,	V <sub>I</sub> = 0 V			1	μА
		UP, DOWN					125	μΑ
l= -	Supply current	_	BTL mode			9	15	mA
<sup>I</sup> DD	Supply culterit		SE mode			4.5	7.5	ША
I <sub>DD(SD)</sub>	Supply current, shutdown mode					150	300	μΑ
I <sub>DD(VAUX)</sub>	Supply current, VAUX pin	(see Figure 29)	VAUX = 5 V,	V <sub>DD</sub> = 0 V		0.7		nA

# operating characteristics, V<sub>DD</sub> = 5 V, T<sub>A</sub> = 25°C, R<sub>L</sub> = 4 $\Omega$ , Gain = 20 dB, BTL mode (unless otherwise noted)

	PARAMETER	TEST C	CONDITIONS	MIN	TYP	MAX	UNIT
PO	Output power	THD = 1%,	f = 1 kHz		2		W
THD + N	Total harmonic distortion plus noise	P <sub>O</sub> = 1 W,	f = 20 Hz to 15 kHz		0.3%		
Вом	Maximum output power bandwidth	THD = 5%			>15		kHz
14-2-1-	Complexical and artists and	f = 1 kHz,	BTL mode	,	65		dB
ksvr	Supply ripple rejection ratio	$C_B = 0.47  \mu F$	SE mode, Gain = 14 dB		60		uБ
V <sub>n</sub> Noise output voltage	$C_B = 0.47  \mu F$	BTL mode, Gain = 6 dB		17		\/	
	Noise output voitage	f = 20 Hz to 20 kHz	SE mode, Gain = 0 dB		44		μVRMS


#### **TYPICAL CHARACTERISTICS**

#### **Table of Graphs**


			FIGURE
		vs Output power	1, 4, 6, 8, 10
THD+N	Total harmonic distortion plus noise	vs Voltage gain	2
		vs Frequency	3, 5, 7, 9, 11, 12
V <sub>n</sub>	Output noise voltage	vs Frequency	13
	Supply ripple rejection ratio	vs Frequency	14, 15
	Crosstalk	vs Frequency	16, 17, 18
	Shutdown attenuation	vs Frequency	19
SNR	Signal-to-noise ratio	vs Frequency	20
	Closed loop response		21, 22
PO	Output power	vs Load resistance	23, 24
D-	Down dissination	vs Output power	25, 26
PD	Power dissipation	vs Ambient temperature	27
R <sub>I</sub>	Input resistance	vs Gain	28
I <sub>DD(VAUX)</sub>	Supply current	vs V <sub>AUX</sub>	29




#### TOTAL HARMONIC DISTORTION PLUS NOISE




#### TOTAL HARMONIC DISTORTION PLUS NOISE



## TOTAL HARMONIC DISTORTION PLUS NOISE




## TOTAL HARMONIC DISTORTION PLUS NOISE






## TOTAL HARMONIC DISTORTION PLUS NOISE




#### vs OUTPUT POWER


TOTAL HARMONIC DISTORTION PLUS NOISE




## TOTAL HARMONIC DISTORTION PLUS NOISE




## TOTAL HARMONIC DISTORTION PLUS NOISE vs




## TOTAL HARMONIC DISTORTION PLUS NOISE



#### TOTAL HARMONIC DISTORTION PLUS NOISE



#### **TOTAL HARMONIC DISTORTION PLUS NOISE**



#### TOTAL HARMONIC DISTORTION PLUS NOISE




Figure 11



**SUPPLY RIPPLE REJECTION RATIO** 

#### TYPICAL CHARACTERISTICS




Figure 13




Figure 14

**CROSSTALK** 




Figure 15




Figure 16

 $R_L = 8 \Omega$ , BTL


Figure 19

1k

f - Frequency - Hz

100

#### TYPICAL CHARACTERISTICS





10k 20k

80

0

100

1k

f - Frequency - Hz

Figure 20

10k 20k

-120

20

#### **CLOSED LOOP RESPONSE** 180° 30 $R_L = 8 \Omega$ $A_V = 20 \text{ dB}$ 25 BTL Gain 20 90° 15 **Phase** 10 5 0 **-90**° -5 **-180**° 100 10 10k 100k 1M 1k f - Frequency - Hz

Figure 21







Figure 22












#### **APPLICATION INFORMATION**

#### selection of components

Figures 30 and 31 are schematic diagrams of typical notebook computer application circuits.




NOTE A: A 0.47 µF ceramic capacitor must be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10  $\mu F$  or greater must be placed near the audio power amplifier.

Figure 30. Typical TPA0252 Application Circuit Using Single-Ended Inputs and Input MUX



#### **APPLICATION INFORMATION**



NOTE A: A 0.47 µF ceramic capacitor must be placed as close as possible to the IC. For filtering lower-frequency noise signals, a larger electrolytic capacitor of 10 µF or greater must be placed near the audio power amplifier.

Figure 31. Typical TPA0252 Application Circuit Using Differential Inputs



#### **APPLICATION INFORMATION**

#### up/down volume control

#### changing volume

The default volume is set at -10 dB for BTL mode and -16 dB for SE mode. The volume is increased in 2-dB steps by pulling the voltage low on terminal  $\overline{\text{UP}}$ . The volume is decreased in 2-dB steps by pulling the voltage low on terminal  $\overline{\text{DOWN}}$ . If  $\overline{\text{UP}}$  and  $\overline{\text{DOWN}}$  are held low at the same time, the device is muted, and the volume returns to its previous setting after  $\overline{\text{UP}}$  and  $\overline{\text{DOWN}}$  are pulled high.

**Table 1. Volume Settings** 

	VOLUME CONTROL				
	BTL (dB)	SE (dB)			
	20	14			
	18	12			
	16	10			
	14	8			
	12	6			
	10	4			
	8	2			
	6	0			
	4	-2			
	2	-4			
	0	-6			
•	-2	-8			
Ī	-4	-10			
	-6	-12			
Up	-8	-14			
	-10	-16			
Down	-12	-18			
	-14	-20			
$\downarrow$	-16	-22			
•	-18	-24			
	-20	-26			
	-22	-28			
	-24	-30			
	-26	-32			
	-28	-34			
	-30	-36			
	-32	-38			
	-34	-40			
	-36	-42			
	-38	-44			
	-40	-46			
Mute	-85	-85			



#### APPLICATION INFORMATION

#### changing volume when using the internal clock

If using the internal clock, the maximum clock frequency is 500 Hz and the recommended frequency is 100 Hz using a 47-nF capacitor. The formula for calculating the clock frequency if using a cap to generate the clock is shown below:

$$f_{CLK} = \frac{4.7 \times 10^{-6}}{C_{CLK}}$$
 (1)

Note: This equation is an approximation, f<sub>Cl K</sub> will vary.

When the desired line is pulled low for four clock cycles, the volume increments by one step, followed by a short delay. This delay decreases the longer the line is held low, eventually reaching a delay of zero. The delay allows the user to pull the  $\overline{UP}$  or  $\overline{DOWN}$  terminal low once for one volume change, or hold down to ramp several volume changes. The delay is optimally configured for push button volume control.

Holding either  $\overline{\text{UP}}$  or  $\overline{\text{DOWN}}$  low continuously causes the volume to change at an exponentially increasing rate. When  $f_{\text{CLK}} = 100 \, \text{Hz}$ , the first change in the volume occurs approximately 40 ms after either pin is initially pulled low. If the pin stays low for approximately 400 more ms, the volume changes again. The next change occurs 200 ms after this change. The fourth change occurs 120 ms after the third change. The fifth volume change occurs 80 ms after the fourth change. Thereafter, the volume changes at 1/4 the rate of the clock (every 40 ms).

Each cycle is registered on the rising clock edge and the volume is changed after the rising edge.

The figure below shows increasing volume using  $\overline{UP}$ , however, the volume is decreased using  $\overline{DOWN}$  with the same timing.




Figure 32. Internal Clock Timing Diagram

#### **APPLICATION INFORMATION**

#### changing volume when using the external clock (microprocessor mode)

The user may remove the capacitor and run the external clock directly into the clock pin to override the internal clock generator. The maximum clock frequency is 10 kHz if using an external clock; however, it is recommended that the clock frequency be less than 200 Hz in normal operation so the gain does not change too quickly causing a pop at the output. A 5-V clock must be used because the trip levels are 0.5 V and 4.5 V. The clock needs to have 50% duty cycle. The recommended way to adjust the volume is to use a gated clock and hold  $\overline{\text{UP}}$  or  $\overline{\text{DOWN}}$  low and cycle the clock pin four times. The volume change is clocked in at the rising edge. CLK is held low when not changing volume. No delay is added when using an external clock, so it is very important to only input four clock cycles per volume change. Any additional clock cycles per volume change is added to the next volume change. For example, if five clock cycles are input while  $\overline{\text{UP}}$  is held low the first volume change, the volume change occurs after the third clock cycle the next time  $\overline{\text{UP}}$  is held low. The figure below shows how volume increases with  $\overline{\text{UP}}$  when an external clock is used. The sample and hold times for  $\overline{\text{UP}}$  and  $\overline{\text{DOWN}}$  are 100 ns. The same timing applies if using an external clock and decreasing the volume with  $\overline{\text{DOWN}}$ .




Figure 33. External Clock (4 Cycles per Volume Change)

#### VAUX

VAUX is used to keep power to the volume control memory. As long as the voltage at the VAUX pin is greater than 3 V, the device remembers what volume setting it was in, even when shut-down or powered down. The amplifier then returns to that volume setting after being powered up. If VAUX is pulled low, the device resets to a volume setting of –10 dB in BTL and –16 dB in SE mode. If VAUX is pulled below ground, the device could be damaged. Even if VAUX is connected to just one voltage, it must be connected through a diode so VAUX is not pulled below ground. The recommended circuit to keep VAUX high when power down is shown below.




Figure 34. Recommended System VAUX Circuit



#### **APPLICATION INFORMATION**


#### **V<sub>AUX</sub>** (continued)

The diodes in Figure 34 need to have a low threshold voltage and low leakage current. This circuit allows VAUX to remain high even when  $V_{DD}$  and system  $V_{AUX}$  are removed. The formula for calculating how long the volume is remembered if  $V_{DD}$  and system  $V_{AUX}$  is removed or pulled low is shown below. The diode used in the example has a forward voltage,  $V_F$  of 0.7 V and 25 nA of leakage current,  $I_R$ .

$$\begin{split} t_{decay} &= C_{VAUX} \times ((V_{DD} \text{ or system } V_{AUX}) - V_F - VAUXmin) \, / \, (2 \times I_R + I_{DD(VAUX)}) \\ t_{decay} &= 0.47 \, \mu F \times (5V - 0.7 \, V - 3V) / (25 \, \text{nA} \times 2 + 0.7 \, \text{nA}) \\ t_{decay} &= 12 \, \text{seconds} \end{split}$$

#### input resistance

Each gain setting is achieved by varying the input resistance of the amplifier, which can range from its smallest value to over 6 times that value. As a result, if a single capacitor is used in the input high-pass filter, the –3 dB or cutoff frequency also changes by over 6 times.



The input resistance at each gain setting is given in Figure 28.

The -3 dB frequency can be calculated using equation 2.

$$f_{-3 dB} = \frac{1}{2\pi R_I C} \tag{2}$$


#### input capacitor, Ci

In the typical application an input capacitor,  $C_i$ , is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation. In this case,  $C_i$  and the input impedance of the amplifier,  $Z_i$ , form a high-pass filter with the corner frequency determined in equation 3.



#### **APPLICATION INFORMATION**

#### input capacitor, Ci (continued)



The value of  $C_i$  is important to consider as it directly affects the bass (low frequency) performance of the circuit. Consider the example where  $Z_i$  is 15 k $\Omega$  (from Figure 28) and the specification calls for a flat bass response down to 40 Hz. Equation 3 is reconfigured as equation 4.

$$C_{i} = \frac{1}{2\pi Z_{i} f_{C}} \tag{4}$$

In this example,  $C_i$  is  $0.27~\mu F$ , so one would likely choose a value in the range of  $0.27~\mu F$  to  $1~\mu F$ . A further consideration for this capacitor is the leakage path from the input source through the input network ( $C_i$ ) and the feedback network to the load. This leakage current creates a dc offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason a low-leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor faces the amplifier input in most applications as the dc level there is held at  $V_{DD}/2$ , which is likely higher than the source dc level. Note that it is important to confirm the capacitor polarity in the application.

#### power supply decoupling, C(S)

The TPA0252 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD) is as low as possible. Power supply decoupling also prevents oscillations for long lead lengths between the amplifier and the speaker. The optimum decoupling is achieved by using two capacitors of different types that target different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically 0.1  $\mu$ F placed as close as possible to the device  $V_{DD}$  lead, works best. For filtering lower-frequency noise signals, a larger aluminum electrolytic capacitor of 10  $\mu$ F or greater placed near the audio power amplifier is recommended.

## midrail bypass capacitor, C(BYP)

The midrail bypass capacitor,  $C_{(BYP)}$ , is the most critical capacitor and serves several important functions. During start-up or recovery from shutdown mode,  $C_{(BYP)}$  determines the rate at which the amplifier starts up. The second function is to reduce noise produced by the power supply caused by coupling into the output drive signal. This noise is from the midrail generation circuit internal to the amplifier, which appears as degraded PSRR and THD+N.


Bypass capacitor,  $C_{(BYP)}$ , values of 0.47  $\mu$ F to 1  $\mu$ F ceramic or tantalum low-ESR capacitors are recommended for the best THD and noise performance.



#### APPLICATION INFORMATION

## output coupling capacitor, C(C)

In the typical single-supply SE configuration, an output coupling capacitor  $(C_{(C)})$  is required to block the dc bias at the output of the amplifier, thus preventing dc currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a high-pass filter governed by equation 5.



The main disadvantage, from a performance standpoint, is the load impedances are typically small, which drives the low-frequency corner higher degrading the bass response. Large values of  $C_{(C)}$  are required to pass low frequencies into the load. Consider the example where a  $C_{(C)}$  of 330  $\mu F$  is chosen and loads vary from 3  $\Omega$ , 4  $\Omega$ , 8  $\Omega$ , 32  $\Omega$ , 10 k $\Omega$ , and 47 k $\Omega$ . Table 2 summarizes the frequency response characteristics of each configuration.

Table 2. Common Load Impedances vs Low Frequency Output Characteristics in SE Mode

$R_L$	C(C)	LOWEST FREQUENCY
3 Ω	330 μF	161 Hz
4 Ω	330 μF	120 Hz
8 Ω	330 μF	60 Hz
32 Ω	330 μF	15 Hz
10,000 $\Omega$	330 μF	0.05 Hz
47,000 Ω	330 μF	0.01 Hz

As Table 2 indicates, most of the bass response is attenuated into a 4- $\Omega$  load, an 8- $\Omega$  load is adequate, headphone response is good, and drive into line level inputs (a home stereo for example) is exceptional.

#### using low-ESR capacitors

Low-ESR capacitors are recommended throughout this applications section. A real (as opposed to ideal) capacitor can be modeled simply as a resistor in series with an ideal capacitor. The voltage drop across this resistor minimizes the beneficial effects of the capacitor in the circuit. The lower the equivalent value of this resistance, the more the real capacitor behaves like an ideal capacitor.

#### APPLICATION INFORMATION

### bridged-tied load versus single-ended mode

Figure 35 shows a linear audio power amplifier (APA) in a BTL configuration. The TPA0252 BTL amplifier consists of two class-AB amplifiers driving both ends of the load. There are several potential benefits to this differential drive configuration but initially consider power to the load. The differential drive to the speaker means that as one side is slewing up, the other side is slewing down, and vice versa. This in effect doubles the voltage swing on the load as compared to a ground referenced load. Plugging  $2 \times V_{O(PP)}$  into the power equation, where voltage is squared, yields 4× the output power from the same supply rail and load impedance (see equation 6).




Figure 35. Bridge-Tied Load Configuration

In a typical computer sound channel operating at 5 V, bridging raises the power into an  $8-\Omega$  speaker from a singled-ended (SE, ground reference) limit of 250 mW to 1 W. In sound power that is a 6-dB improvement, which is loudness that can be heard. In addition to increased power there are frequency response concerns. Consider the single-supply SE configuration shown in Figure 36. A coupling capacitor is required to block the dc offset voltage from reaching the load. These capacitors can be quite large (approximately 33 μF to 1000 μF) so they tend to be expensive, heavy, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system. This frequency limiting effect is due to the high-pass filter network created with the speaker impedance and the coupling capacitance and is calculated with equation 7.

$$f_{C} = \frac{1}{2\pi R_{L} C_{(C)}} \tag{7}$$



#### APPLICATION INFORMATION

#### bridged-tied load versus single-ended mode (continued)

For example, a  $68-\mu$ F capacitor with an  $8-\Omega$  speaker would attenuate low frequencies below 293 Hz. The BTL configuration cancels the dc offsets, which eliminates the need for the blocking capacitors. Low-frequency performance is then limited only by the input network and speaker response. Cost and PCB space are also minimized by eliminating the bulky coupling capacitor.




Figure 36. Single-Ended Configuration and Frequency Response

Increasing power to the load does carry a penalty of increased internal power dissipation. The increased dissipation is understandable considering that the BTL configuration produces 4× the output power of the SE configuration. Internal dissipation versus output power is discussed further in the crest factor section.

#### single-ended operation

In SE mode (see Figure 36), the load is driven from the primary amplifier output for each channel (OUT+, terminals 21 and 4).

The amplifier switches single-ended operation when the SE/BTL terminal is held high. This puts the negative outputs in a high-impedance state, and reduces the amplifier's gain to 1 V/V.

#### **APPLICATION INFORMATION**

#### BTL amplifier efficiency

Class-AB amplifiers are inefficient. The primary cause of these inefficiencies is voltage drop across the output stage transistors. There are two components of the internal voltage drop. One is the headroom or dc voltage drop that varies inversely to output power. The second component is due to the sinewave nature of the output. The total voltage drop can be calculated by subtracting the RMS value of the output voltage from  $V_{DD}$ . The internal voltage drop multiplied by the RMS value of the supply current,  $I_{DD}$ rms, determines the internal power dissipation of the amplifier.

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power delivered to the load. To accurately calculate the RMS and average values of power in the load and in the amplifier, the current and voltage waveform shapes must first be understood (see Figure 37).




Figure 37. Voltage and Current Waveforms for BTL Amplifiers

Although the voltages and currents for SE and BTL are sinusoidal in the load, currents from the supply are very different between SE and BTL configurations. In an SE application the current waveform is a half-wave rectified shape whereas in BTL it is a full-wave rectified waveform. This means RMS conversion factors are different. Keep in mind that for most of the waveform both the push and pull transistors are not on at the same time, which supports the fact that each amplifier in the BTL device only draws current from the supply for half the waveform. The following equations are the basis for calculating amplifier efficiency.

Efficiency of a BTL amplifier = 
$$\frac{P_L}{P_{SUP}}$$
 (8)

Where:

$$P_L = \frac{V_L \text{ rms}^2}{R_I}$$
, and  $V_{LRMS} = \frac{V_P}{\sqrt{2}}$ , therefore,  $P_L = \frac{V_P^2}{2R_I}$ 

and 
$$P_{SUP} = V_{DD} I_{DD}^{avg}$$
 and  $I_{DD}^{avg} = \frac{1}{\pi} \int_0^{\pi} \frac{V_P}{R_L} \sin(t) dt = \frac{1}{\pi} \times \frac{V_P}{R_L} \left[ \cos(t) \right]_0^{\pi} = \frac{2V_P}{\pi R_L}$ 



#### APPLICATION INFORMATION

Therefore,

$$P_{SUP} = \frac{2 V_{DD} V_{P}}{\pi R_{I}}$$

substituting P<sub>L</sub> and P<sub>SUP</sub> into equation 8,

Efficiency of a BTL amplifier 
$$= \frac{\frac{V_P^2}{2 R_L}}{\frac{2 V_{DD} V_P}{\pi R_L}} = \frac{\pi V_P}{4 V_{DD}}$$

Where:

$$V_{P} = \sqrt{2 P_{L} R_{L}}$$

Therefore,

$$\eta_{BTL} = \frac{\pi \sqrt{2 P_L R_L}}{4 V_{DD}}$$
 (9)

P<sub>I</sub> = Power devilered to load

P<sub>SUP</sub> = Power drawn from power supply

V<sub>LRMS</sub> = RMS voltage on BTL load

R<sub>I</sub> = Load resistance

V<sub>P</sub> = Peak voltage on BTL load

IDDavg = Average current drawn from the power supply

V<sub>DD</sub> = Power supply voltage

η<sub>RTI</sub> = Efficiency of a BTL amplifier

Table 3 employs equation 9 to calculate efficiencies for four different output power levels. Note that the efficiency of the amplifier is guite low for lower power levels and rises sharply as power to the load is increased resulting in a nearly flat internal power dissipation over the normal operating range. Note that the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific system is the key to proper power supply design. For a stereo 1-W audio system with 8- $\Omega$  loads and a 5-V supply, the maximum draw on the power supply is almost 3.25 W.

Table 3. Efficiency vs Output Power in 5-V 8- $\Omega$  BTL Systems

OUTPUT POWER (W)	EFFICIENCY (%)	PEAK VOLTAGE (V)	INTERNAL DISSIPATION (W)
0.25	31.4	2.00	0.55
0.50	44.4	2.83	0.62
1.00	62.8	4.00	0.59
1.25	70.2	4.47†	0.53

<sup>†</sup> High peak voltages cause the THD to increase.

A final point to remember about class-AB amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to utmost advantage when possible. Note that in equation 9, VDD is in the denominator. This indicates that as V<sub>DD</sub> goes down, efficiency goes up.



#### APPLICATION INFORMATION

#### crest factor and thermal considerations

Class-AB power amplifiers dissipate a significant amount of heat in the package under normal operating conditions. A typical music CD requires 12 dB to 15 dB of dynamic range, or headroom above the average power output, to pass the loudest portions of the signal without distortion. In other words, music typically has a crest factor between 12 dB and 15 dB. When determining the optimal ambient operating temperature the internal dissipated power at the average output power level must be used. From the TPA0252 data sheet, one can see that when the TPA0252 is operating from a 5-V supply into a  $3-\Omega$  speaker, 4-W peaks are available. Converting watts to dB:

$$P_{dB} = 10 Log \left(\frac{P_W}{P_{ref}}\right) = 10 Log \left(\frac{4W}{1W}\right) = 6 dB$$
 (10)

Subtracting the headroom restriction to obtain the average listening level without distortion yields:

6 dB - 15 dB = -9 dB (15-dB crest factor)

6 dB - 12 dB = -6 dB (12-dB crest factor)

6 dB - 9 dB = -3 dB (9-dB crest factor)

6 dB - 6 dB = 0 dB (6-dB crest factor)

6 dB - 3 dB = 3 dB (3-dB crest factor)

Converting dB back into watts:

$$P_{W} = 10^{\text{PdB}/10} \times P_{\text{ref}} \tag{11}$$

= 63 mW (18-dB crest factor)

= 125 mW (15-dB crest factor)

= 250 mW (9-dB crest factor)

= 500 mW (6-dB crest factor)

= 1000 mW (3-dB crest factor)

= 2000 mW (15-dB crest factor)

This is valuable information to consider when attempting to estimate the heat dissipation requirements for the amplifier system. Comparing the absolute worst case, which is 2 W of continuous power output with a 3-dB crest factor, against 12-dB and 15-dB applications drastically affects maximum ambient temperature ratings for the system. Using the power dissipation curves for a 5-V,  $3-\Omega$  system, the internal dissipation in the TPA0252 and maximum ambient temperatures are shown in Table 4.

Table 4. TPA0252 Power Rating, 5-V, 3-Ω, Stereo

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE
4	2 W (3 dB)	1.7	−3°C
4	1000 mW (6 dB)	1.6	6°C
4	500 mW (9 dB)	1.4	24°C
4	250 mW (12 dB)	1.1	51°C
4	125 mW (15 dB)	0.8	78°C
4	63 mW (18 dB)	0.6	96°C



#### **APPLICATION INFORMATION**

#### crest factor and thermal considerations (continued)

Table 5. TPA0252 Power Rating, 5-V, 8-Ω, Stereo

PEAK OUTPUT POWER (W)	AVERAGE OUTPUT POWER	POWER DISSIPATION (W/Channel)	MAXIMUM AMBIENT TEMPERATURE
2.5	1250 mW (3-dB crest factor)	0.55	100°C
2.5	1000 mW (4-dB crest factor)	0.62	94°C
2.5	500 mW (7-dB crest factor)	0.59	97°C
2.5	250 mW (10-dB crest factor)	0.53	102°C

The maximum dissipated power,  $P_{Dmax}$ , is reached at a much lower output power level for an 8- $\Omega$  load than for a 3  $\Omega$  load. As a result, this simple formula for calculating  $P_{Dmax}$  may be used for an 8- $\Omega$  application:

$$P_{Dmax} = \frac{2V_{DD}^2}{\pi^2 R_L} \tag{12}$$

However, in the case of a 3- $\Omega$  load, the P<sub>Dmax</sub> occurs at a point well above the normal operating power level. The amplifier may therefore be operated at a higher ambient temperature than required by the P<sub>Dmax</sub> formula for a 3- $\Omega$  load.

The maximum ambient temperature depends on the heat sinking ability of the PCB system. The derating factor for the PWP package is shown in the dissipation rating table on page 4. Converting this to  $\Theta_{JA}$ :

$$\Theta_{\text{JA}} = \frac{1}{\text{Derating Factor}} = \frac{1}{0.022} = 45^{\circ}\text{C/W}$$
 (13)

To calculate maximum ambient temperatures, first consider that the numbers from the dissipation graphs are per channel, so the dissipated power needs to be doubled for two-channel operation. Given  $\Theta_{JA}$ , the maximum allowable junction temperature, and the total internal dissipation, the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the TPA0252 is  $150^{\circ}$ C. The internal dissipation figures are taken from the Power Dissipation vs Output Power graphs.

$$T_A Max = T_J Max - \Theta_{JA} P_D$$
 (14)  
= 150 - 45(0.6 × 2) = 96°C (15-dB crest factor)

#### NOTE:

Internal dissipation of 0.6 W is estimated for a 2-W system with 15-dB crest factor per channel.

Tables 4 and 5 show that for some applications no airflow is required to keep junction temperatures in the specified range. The TPA0252 is designed with thermal protection that turns the device off when the junction temperature surpasses  $150^{\circ}$ C to prevent damage to the IC. Tables 4 and 5 are calculated for maximum listening volume without distortion. When the output level is reduced, the numbers in the table change significantly. Also, using  $8-\Omega$  speakers significantly increases the thermal performance by increasing amplifier efficiency.

#### APPLICATION INFORMATION

#### **PC-BEEP operation**

The PC-BEEP input allows a system beep to be sent directly from a computer through the amplifier to the speakers with few external components. The input is activated automatically. When the PC-BEEP input is active, both of the LINEIN and HPIN inputs are deselected and both the left and right channels are driven in BTL mode with the signal from PC-BEEP. The gain from the PC-BEEP input to the speakers is fixed at 0.3 V/V and is independent of the volume setting. When the PC-BEEP input is deselected, the amplifier returns to the previous operating mode and volume setting. Furthermore, if the amplifier is in shutdown mode, activating PC-BEEP takes the device out of shutdown and output the PC-BEEP signal, then return the amplifier to shutdown mode.

The amplifier automatically switches to PC-BEEP mode after detecting a valid signal at the PC-BEEP input. The preferred input signal is a square wave or pulse train with an amplitude of 1  $V_{pp}$  or greater. To be accurately detected, the signal must have a minimum of 1  $V_{pp}$  amplitude, rise and fall times of less than 0.1  $\mu$ s and a minimum of 8 rising edges. When the signal is no longer detected, the amplifier returns to its previous operating mode and volume setting.

If it is desired to ac-couple the PC-BEEP input, the value of the coupling capacitor is chosen to satisfy the following equation:

$$C_{PCB} \ge \frac{1}{2\pi f_{PCB} (100 \text{ k}\Omega)}$$
 (15)

The PC-BEEP input can also be dc-coupled to avoid using this coupling capacitor. The pin normally sits at midrail when no signal is present.



#### **APPLICATION INFORMATION**

## SE/BTL operation

The ability of the TPA0252 to easily switch between BTL and SE modes is one of its most important cost saving features. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in BTL mode but external headphone or speakers must be accommodated. Internal to the TPA0252, two separate amplifiers drive OUT+ and OUT-. The SE/BTL input (terminal 22) controls the operation of the follower amplifier that drives LOUT- and ROUT- (terminals 1 and 11). When SE/BTL is held low, the amplifier is on and the TPA0252 is in the BTL mode. When SE/BTL is held high, the OUT- amplifiers are in a high output impedance state, which configures the TPA0252 as an SE driver from LOUT+ and ROUT+ (terminals 23 and 13). IDD is reduced by approximately one-half in SE mode. Control of the SE/BTL input can be from a logic-level CMOS source or, more typically, from a resistor divider network as shown in Figure 38.




Figure 38. TPA0252 Resistor Divider Network Circuit

Using a readily available 1/8-in. (3.5 mm) stereo headphone jack, the control switch is closed when no plug is inserted. When closed, the  $100-k\Omega/1-k\Omega$  divider pulls the SE/BTL input low. When a plug is inserted, the  $1-k\Omega$  resistor is disconnected and the SE/BTL input is pulled high. When the input goes high, the OUT– amplifier is shut down causing the speaker to mute (virtually open-circuits the speaker). The OUT+ amplifier then drives through the output capacitor ( $C_{OUT}$ ) into the headphone jack.

#### **APPLICATION INFORMATION**

#### Input MUX operation




Figure 39. TPA0252 Example Input MUX Circuit

The TPA0252 gives the option of using separate headphone inputs (RHPIN, LHPIN) and line inputs (RLINEIN, LLINEIN). The inputs can be different if the input signal is single-ended. If using a differential input signal, the inputs must be the same, because the inputs share a common RIN, LIN. The typical application shows the input mux control signal HP/LINE tied to SE/BTL, but that is not required. The input mux could be used to select between two inputs that are used in both SE and BTL modes.

If using the TPA0252 with a single-ended input, the RIN and LIN terminals must be tied through a capacitor to ground. RIN and LIN must not be tied to bypass or an offset occurs on the output causing the device to pop when turning on and off.

Input coupling capacitors could be eliminated if using differential inputs but is used to get maximum output power. If the input capacitors are eliminated, the dc offset must match the voltage on BYPASS or the output power is limited.



#### **APPLICATION INFORMATION**

#### shutdown modes

The TPA0252 employs a shutdown mode of operation designed to reduce supply current,  $I_{DD}$ , to the absolute minimum level during periods of nonuse for battery-power conservation. The <u>SHUTDOWN</u> input terminal is held high during normal operation when the amplifier is in use. Pulling <u>SHUTDOWN</u> low causes the outputs to mute and the amplifier to enter a low-current state,  $I_{DD} = 150 \, \mu A$ . <u>SHUTDOWN</u> must never be left unconnected because amplifier operation would be unpredictable.

**Table 6. Shutdown and Mute Mode Functions** 

INPUTS†			AMPLIFIER STATE	
SE/BTL	HP/LINE	SHUTDOWN	INPUT	OUTPUT
Low	Low	High	L/R Line	BTL
Х	X	Low	Х	Mute
Low	High	High	L/R HP	BTL
High	Low	High	L/R Line	SE
High	High	High	L/R HP	SE

<sup>†</sup> Inputs must never be left unconnected.




X = do not care

#### **MECHANICAL DATA**

#### PWP (R-PDSO-G\*\*)

#### PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

#### **20-PIN SHOWN**



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusions.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and terminals 12 and 24. The dimensions of the thermal pad are 2.40mm × 4.70mm (maximum). The pad is centered on the bottom of the package.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.



#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265