MPC8306 and MPC8306S PowerQUICC II Pro Processors

Overview

The MPC8306 and MPC8306S processors are part of the ultra low-end MPC830x communications processor portfolio based on the e300 core architecture. They address the requirements of networking applications, including I/O cards for low-end base stations, residential gateways, modem/routers, industrial control, factory automation and test and measurement applications. The MPC830x portfolio extends current PowerQUICC offerings, providing similar DMIPS/MHz in CPU performance, additional functionality and faster interfaces while maintaining code compatibility with PowerQUICC I and PowerQUICC II processors. They also provide competitive pricing, low power consumption, compact board footprint and a time to market advantage through cost-effective evaluation kits with optimized BSP and drivers.

Core Complex

The MPC8306 and MPC8306S incorporate the e300c3 (MPC603e-based) core, built on Power Architecture® technology, which includes

16 KB of L1 instruction and data caches, dual integer units and on-chip memory management units (MMUs).

QUICC Engine Technology

A communications complex, based on QUICC Engine technology, forms the heart of the networking capability of the MPC830x portfolio. The QUICC Engine block contains several peripheral controllers and a 32-bit RISC controller. Protocol support is provided by the main workhorses of the device—the unified communication controllers (UCCs). Each of the five UCCs can support a variety of communication protocols, including 10/100 Mbps Ethernet and high-level data link control (HDLC). Two of the UCCs can also support IEEE® 1588 version-2 time stamping (MPC8306 configuration only).

System Interface Unit

The MPC8306S and MPC8306 processors also include a 16-bit double data rate (DDR2) memory controller, 4 x CAN, 4 x UARTs, High-Speed USB 2.0 controller, enhanced SDHC

controller, a 16-bit local bus and two direct memory access (DMA) channels.

In summary, the MPC8306S and MPC8306 devices provide users with a highly integrated, fully programmable communications processor for use in many networking and industrial control applications. This helps ensure that a cost-effective system solution can be quickly developed and will offer flexibility to accommodate new standards and evolving system requirements.

Typical Applications


- I/O card for low-end base station
- · Factory automation
- Industrial control
- Test and measurement equipment

MPC8306/S Features

- High-performance, low-power and costeffective communications processor
- The e300 core, built on Power Architecture technology, with dual integer units enables more efficient operations to be conducted in parallel, resulting in a significant performance improvement
- The single-RISC QUICC Engine communications module offers a futureproof solution for next-generation designs by supporting programmable protocol termination and network interface termination to meet evolving protocol standards
- DDR2 memory controller—one 16-bit interface up to 266 MHz
- Peripheral interfaces such as 16-bit, 66 MHz local bus interface and High-Speed USB 2.0, 4 x CAN, 4 x UARTs, enhanced SDHC controller

MPC8306/S Block Diagram

Core Accelerators I/O





 High degree of software compatibility with previous generation PowerQUICC processor-based designs for backward compatibility and easier software migration

QUICC Engine Technology Features

- Single 32-bit RISC controller for flexible support of communications peripherals
- Serial DMA channel for receive and transmit on all serial channels
- Five UCCs supporting the following interfaces (not all of them simultaneously)
 - 10/100 Mbps Ethernet/IEEE Std. 802.3 through MII and RMII interfaces
 - IEEE 1588 version-2 support
 - HDLC/transparent (bit rate up to QUICC Engine operating frequency divided by 8)
 - HDLC bus (bit rate up to 10 Mbps)
 - PROFIBUS protocol support
 - Asynchronous HDLC (bit rate up to 2 Mbps)
 - Two TDM interfaces supporting up to 128 QUICC multi-channel controller channels

The UCCs are similar to the PowerQUICC II peripherals in that the serial communications controller (SCC) supports the UART and HDLC bus and fast serial communications controller (FCC) supports fast Ethernet and HDLC.


Enablement

The MPC8306-KIT is a cost-optimized reference development kit for the MPC8306 processor. The kit consists of a carrier card and processor-specific system on module (SOM) card. The SOM interfaces with peripherals through the carrier card. This same carrier card can be used for the MPC8308 and MPC8309 processor SOMs. The MPC830x-KIT board support package (BSP) can be customized per project and combined with off-the-shelf software for

product development. The BSP components provide the tools, device drivers and additional features needed for embedded Linux® OS projects.

MPC8306-KIT Contents

- MPC8306 SOM board
- MPC830x carrier card
- BSP
- UART cable
- · Ethernet cable
- Power adaptor (12V-5A) and cable



MPC830x PowerQUICC II Pro Processor Portfolio				
	MPC8308	MPC8309	MPC8306	MPC8306S
Core	e300	e300	e300	e300
I-Cache/ D-Cache	16K/16K	16K/16K	16K/16K	16K/16K
Floating Point Unit	Yes	Yes	Yes	Yes
Core Frequency	266/333/400	266/333/400	133/200/266	133/200/266
QUICC Engine Subsystem	No	32-bit RISC	32-bit RISC	32-bit RISC
Memory Controller	16/32-bit DDR2 with ECC	16/32-bit DDR2 with ECC	16-bit DDR2	16-bit DDR2
Local Bus	8/16-bit up to 66 MHz	8/16-bit up to 66 MHz	8/16-bit up to 66 MHz	8/16-bit up to 66 MHz
PCI Interface	No (1 x PCI Express)	32-bit up to 66 MHz	No	No
Ethernet	2 x 10/100/1000 MII/RGMI	3 x 10/100 MII/RMII or 2 x 10/100 with IEEE 1588 V2	3 x 10/100 MII/RMII or 2 x 10/100 with IEEE 1588 V2	3 x 10/100 MII/RMII
USB 2.0	Yes	Yes	Yes	Yes
UART	Yes (2 x)	Yes (4 x)	Yes (4 x)	Yes (4 x)
I ² C Controller	Dual	Dual	Dual	Dual
SPI	Yes	Yes	Yes	Yes
Interrupt Controller	IPIC	IPIC	IPIC	IPIC
IEEE 1588 Support	Yes	Yes	Yes	No
eSDHC	Yes	Yes	Yes	No
eCAN	Yes	Yes	Yes	No
Package	473-pin MAPBGA	489-pin MAPBGA	369-pin MAPBGA	369-pin MAPBGA

Learn More:

For current information about Freescale products and documentation, please visit

