




# TDA7497S

## 8W+8W+15W TRIPLE AMPLIFIER

- 8+8W (RL = 8Ω) + 15W (RL = 4Ω)  
OUTPUT POWER @THD = 10%, Vcc = 25V
- INDEPENDENT MUTE FOR CENTER  
CHANNEL AND MAIN CHANNELS
- NO TURN-ON TURN-OFF POP NOISE
- NO BOUCHEROT CELL
- SINGLE SUPPLY RANGING UP TO 35V
- SHORT CIRCUIT PROTECTION
- THERMAL OVERLOAD PROTECTION
- INTERNALLY FIXED GAIN
- SOFT CLIPPING
- MULTIWATT 15 PACKAGE

### MULTIPOWER BI50II TECHNOLOGY



**Multiwatt15**


**ORDERING NUMBER: TDA7497S**

### DESCRIPTION

The TDA7497S is a triple 8+8+15W class AB power amplifier assembled in the @ Multiwatt 15 package, specially designed for high quality sound, TV applications.

Features of the TDA7497S include mute functions, independently controller for main and center channels.

### BLOCK DIAGRAM




**ABSOLUTE MAXIMUM RATINGS**

| Symbol                            | Parameter                                         | Value      | Unit |
|-----------------------------------|---------------------------------------------------|------------|------|
| V <sub>S</sub>                    | DC Supply Voltage                                 | 35         | V    |
| P <sub>tot</sub>                  | Total Power Dissipation (T <sub>amb</sub> = 70°C) | 20         | W    |
| T <sub>amb</sub>                  | Ambient Operating Temperature (1)                 | 0 to 70    | °C   |
| T <sub>stg</sub> , T <sub>j</sub> | Storage and Junction Temperature                  | -40 to 150 | °C   |

(1) Operation between -20 to 85 °C guaranteed by correlation with 0 to 70°C.

**PIN CONNECTION (Top view)**



**THERMAL DATA**

| Symbol                 | Parameter                           | Value              | Unit |
|------------------------|-------------------------------------|--------------------|------|
| R <sub>th j-case</sub> | Thermal Resistance Junction-case    | Typ.=1.3 max = 1.9 | °C/W |
| R <sub>th j-amb</sub>  | Thermal Resistance Junction-ambient | max = 35           | °C/W |

**ELECTRICAL CHARACTERISTICS** (Refer to the test circuit  $V_S = 25V$ ;  $R_g = 50\Omega$ ,  $T_{amb} = 25^\circ C$ )

| Symbol                                      | Parameter                           | Test Condition                                                                 | Min.     | Typ.     | Max. | Unit       |
|---------------------------------------------|-------------------------------------|--------------------------------------------------------------------------------|----------|----------|------|------------|
| $V_S$                                       | Supply Voltage Range                |                                                                                | 11       |          | 30   | V          |
| $I_q$                                       | Total Quiescent Current             |                                                                                |          | 60       | 100  | mA         |
| $V_O$                                       | Quiescent Output Voltage            |                                                                                | 11.5     | 12.5     | 13.5 | V          |
| $P_{O\_L/R}$                                | Output Power Left / Right Channels  | THD = 10%; $R_L = 8\Omega$ ;<br>THD = 1%; $R_L = 8\Omega$ ;                    | 6<br>5   | 8<br>6   |      | W<br>W     |
| $P_{O\_C}$                                  | Output Power Center Channel         | THD = 10%; $R_L = 4\Omega$ ;<br>THD = 1%; $R_L = 4\Omega$                      | 12<br>10 | 15<br>12 |      | W<br>W     |
| THD                                         | Total Harmonic Distortion           | PO = 1W; f = 1KHz;                                                             |          |          | 0.4  | %          |
| $I_{peak\ L/R}$                             | Output Peak Current                 | (internally limited)                                                           |          | 2.0      |      | A          |
| $I_{peak\ C}$                               | Output Peak Current Central Channel | (internally limited)                                                           |          | 2.5      |      | A          |
| GV                                          | Closed Loop Gain                    |                                                                                | 28.5     | 29.5     | 30.5 | dB         |
| $\Delta GV$                                 | L/R Voltage Gain Matching           |                                                                                | -1       |          | 1    | dB         |
| BW                                          |                                     |                                                                                |          | 0.6      |      | MHz        |
| $e_N$                                       | Total Output Noise                  | f = 20Hz to 22KHz                                                              |          | 60       | 150  | $\mu V$    |
| SR                                          | Slew Rate                           |                                                                                | 5        | 8        |      | V/ $\mu s$ |
| $R_i$                                       | Input Resistance                    |                                                                                | 22.5     | 30       |      | K $\Omega$ |
| SVR                                         | Supply Voltage Rejection            | f = 1kHz CSV <sub>R</sub> = 470 $\mu F$ ; VR <sub>IP</sub> = 1V <sub>rms</sub> | 50       | 60       |      | dB         |
| $T_M$                                       | Thermal Muting                      |                                                                                |          | 150      |      | $^\circ C$ |
| $T_S$                                       | Thermal Shut-down                   |                                                                                |          | 160      |      | $^\circ C$ |
| <b>MUTE &amp; INPUT SELECTION FUNCTIONS</b> |                                     |                                                                                |          |          |      |            |
| $V_{MUTE1}$                                 | Mute 1 ON threshold (L/R)           |                                                                                | 3.5      |          |      | V          |
|                                             | Mute 1 OFF threshold (L/R)          |                                                                                |          |          | 1.5  | V          |
| $V_{MUTE2}$                                 | Mute 2 ON Threshold (center)        |                                                                                | 3.5      |          |      | V          |
|                                             | Mute 2 OFF Threshold (center)       |                                                                                |          |          | 1.5  | V          |
| $A_{MUTE}$                                  | Mute Attenuation                    |                                                                                | 50       | 65       |      | dB         |
| $I_{muteBIAS}$                              | Mute bias current Mute1/Mute2       | Mute                                                                           |          | 1        | 5    | $\mu A$    |
|                                             |                                     | Play                                                                           |          | 0.2      | 2    | $\mu A$    |

Figure 1. PC Boar and Component Layout




Figure 2. Output Power vs Supply Voltage




Figure 4. THD+N vs Output Power




Figure 3. Frequency Response







Figure 5. Pdis vs Output Power



## OUTLINE AND MECHANICAL DATA

**Multiwatt15 V**

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics  
® 2003 STMicroelectronics - All Rights Reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco -  
Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

<http://www.st.com>