


FEATURES

- PECL version of popular ECLinPS E111
- Low skew
- Guaranteed skew spec
- VBB output
- TTL enable input
- Selectable TTL or PECL clock input
- Single +5V supply
- Differential internal design
- Similar pin configuration to E111
- PECL I/O fully compatible with industry standard
- Internal 75KΩ PECL input pull-down resistors
- ESD protection of 2000V

PIN CONFIGURATION




DESCRIPTION

The SY100S811 is a low skew 1-to-9 PECL differential driver designed for clock distribution in new, high-performance PECL systems. It accepts either a PECL clock input or a TTL input by using the TTL enable pin TEN. When the TTL enable pin is HIGH, the TTL input is enabled and the PECL input is disabled. When the enable pin is set LOW, the TTL input is disabled and the PECL input is enabled.


The device is specifically designed and produced for low skew. The interconnect scheme and metal layout are carefully optimized for minimal gate-to-gate skew within the device. Wafer characterization and process control ensure consistent distribution of propagation delay from lot to lot. Since the S811 shares a common set of "basic" processing with the other members of the ECLinPS family, wafer characterization at the point of device personalization allows for tighter control of parameters, including propagation delay.

To ensure that the skew specification is met, it is necessary that both sides of the differential output are terminated into 50Ω, even if only one side is being used. In most applications, all nine differential pairs will be used and, therefore, terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side (i.e. sharing the same VCC0 as the pair(s) being used on that side) in order to maintain minimum skew.

The VBB output is intended for use as a reference voltage for single-ended reception of PECL signals to that device only. When using VBB for this purpose, it is recommended that VBB is decoupled to VCC via a 0.01μF capacitor.



BLOCK DIAGRAM



TRUTH TABLE

TEN	EIN	TIN	Q
L	L	X	L
L	H	X	H
H	X	L	L
H	X	H	H

PIN NAMES

Pin	Function
EIN, EIN	Differential PECL Input Pair
TIN	TTL Input
TEN	TTL Input Enable
Q0, Q0 – Q8, Q8	Differential PECL Outputs
VBB	VBB Output
VCC	PECL Vcc (+5.0V)
VEE	PECL Ground (0V)

PECL DC ELECTRICAL CHARACTERISTICS

VCC = VCCO = +5.0V ± 5%

Symbol	Parameter	TA = 0°C			TA = +25°C			TA = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
VBB	Output Reference Voltage	3.62	—	3.74	3.62	—	3.74	3.62	—	3.74	V	VCC = VCCO = 5.0V
I _{IH}	Input HIGH Current	—	—	150	—	—	150	—	—	150	μA	—
I _{IL}	Input LOW Current	0.5	—	—	0.5	—	—	0.5	—	—	μA	—
V _{IH}	Input HIGH Voltage	3.835	—	4.120	3.835	—	4.120	3.835	—	4.120	V	VCC = VCCO = 5.0V
V _{IL}	Input LOW Voltage	3.190	—	3.525	3.190	—	3.525	3.190	—	3.525	V	VCC = VCCO = 5.0V
I _{CC}	Power Supply Current	—	53	65	—	53	65	—	60	74	mA	All inputs and outputs open

TTL DC ELECTRICAL CHARACTERISTICS

VCC = VCCO = +5.0V ± 5%

Symbol	Parameter	TA = 0°C			TA = +25°C			TA = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
V _{IH}	Input HIGH Voltage	2.0	—	—	2.0	—	—	2.0	—	—	V	—
V _{IL}	Input LOW Voltage	—	—	0.8	—	—	0.8	—	—	0.8	V	—
I _{IH}	Input HIGH Current	—	—	20	—	—	20	—	—	20	μA	V _{IN} = 2.7V V _{IN} = 5.0V
I _{IL}	Input LOW Current	—	—	-0.6	—	—	-0.6	—	—	-0.6	mA	V _{IN} = 0.5V
V _{IK}	Input Clamp Voltage	—	—	-1.2	—	—	-1.2	—	—	-1.2	V	I _{IN} = -18mA

AC ELECTRICAL CHARACTERISTICS⁽¹⁻⁶⁾

VCC = VCCO = +5.0V ± 5%

Symbol	Parameter	TA = 0°C			TA = +25°C			TA = +85°C			Unit	Condition
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.		
t _{PLH} t _{PHL}	Propagation Delay to Output ⁽¹⁾ E _{IN} (differential) ⁽²⁾ E _{IN} (single-ended) ⁽³⁾ T _{IN}	430 330 350	— — —	630 730 950	430 330 350	— — —	630 730 950	430 330 350	— — —	630 730 950	ps	
t _{skew}	Within-Device Skew ⁽⁴⁾	—	25	50	—	25	50	—	25	50	ps	
V _{PP}	Minimum PECL Input Swing ⁽⁵⁾	250	—	—	250	—	—	250	—	—	mV	
V _{CMR}	PECL Common Mode Range ⁽⁶⁾	-1.6	—	-0.4	-1.6	—	-0.4	-1.6	—	-0.4	V	
t _r t _f	Output Rise/Fall Times 20% to 80%	275	375	600	275	375	600	275	375	600	ps	—

NOTES:

- Part-to-part skew is defined as Max. — Min. value at the given temperature.
- The differential propagation delay is defined as the delay from the crossing points of the differential input signals to the crossing point of the differential output signals.
- The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal.
- The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
- V_{PP} (min.) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The V_{PP} (min.) is AC limited for the S811, as a differential input as low as 50mV will still produce full PECL levels at the output.
- V_{CMR} is defined as the range within which the V_{IH} level may vary, with the device still meeting the propagation delay specification. The V_{IL} level must be such that the peak-to-peak voltage is less than 1.0V and greater than or equal to V_{PP} (min.).

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S811JC	J28-1	Commercial
SY100S811JCTR	J28-1	Commercial
SY100S811ZC	Z16-1	Commercial
SY100S811ZCTR	Z16-1	Commercial

9001381 0002344 935

7-71