

32K x 8 Static RAM

Features

- **Low voltage range:**
 - CY62256V (2.7V–3.6V)
 - CY62256V25 (2.3V–2.7V)
- **Low active power and standby power**
- **Easy memory expansion with CE and OE features**
- **TTL-compatible inputs and outputs**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**

Functional Description


The CY62256V family is composed of two high-performance CMOS static RAM's organized as 32K words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and three-state drivers. These devices have an automatic power-down

feature, reducing the power consumption by over 99% when deselected. The CY62256V family is available in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, and reverse TSOP packages.




An active LOW write enable signal ($\overline{WE}$) controls the writing/reading operation of the memory. When CE and WE inputs are both LOW, data on the eight data input/output pins (I/O_0 through I/O_7) is written into the memory location addressed by the address present on the address pins (A_0 through A_{14}). Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins are present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ($\overline{WE}$) is HIGH.

Logic Block Diagram



Pin Configurations



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature -65°C to +150°C

Ambient Temperature with

Power Applied 0°C to +70°C

Supply Voltage to Ground Potential

(Pin 28 to Pin 14) -0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State^[1] -0.5V to $V_{CC} + 0.5V$

DC Input Voltage^[1] -0.5V to $V_{CC} + 0.5V$

Output Current into Outputs (LOW) 20 mA

Static Discharge Voltage > 2001V
(per MIL-STD-883, Method 3015)

Latch-up Current > 200 mA

Operating Range

Range	Ambient Temperature	V_{CC}
Commercial	0°C to +70°C	2.3V to 3.6V
Industrial	-40°C to +85°C	2.3V to 3.6V

Product Portfolio

Product	V_{CC} Range (V)			Speed (ns)	Power Dissipation			
					Operating, I_{CC} (mA)		Standby, I_{SB2} (μA)	
	Min.	Typ. ^[2]	Max.		Typ. ^[2]	Max.	Typ. ^[2]	Max.
CY62256V	2.7	3.0	3.6	70	11	30	0.1	5
CY62256V25	2.3	2.5	2.7	100	9	15	0.1	4

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		CY62256V-70			Unit
				Min.	Typ. ^[2]	Max.	
V_{OH}	Output HIGH Voltage	$I_{OH} = -1.0$ mA	$V_{CC} = 2.7V$	2.4			V
V_{OL}	Output LOW Voltage	$I_{OL} = 2.1$ mA	$V_{CC} = 2.7V$			0.4	V
V_{IH}	Input HIGH Voltage			2.2		$V_{CC} + 0.3V$	V
V_{IL}	Input Leakage Voltage			-0.5		0.8	V
I_{IX}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$		-1		+1	μA
I_{OZ}	Output Leakage Current	$GND \leq V_{IN} \leq V_{CC}$, Output Disabled		-1		+1	μA
I_{CC}	V_{CC} Operating Supply Current	$V_{CC} = 3.6V$, $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$	Com'l		11	30	mA
I_{SB1}	Automatic CE Power-down Current—TTL Inputs	$V_{CC} = 3.6V$, $CE \geq V_{IH}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$	Com'l		100	300	μA
I_{SB2}	Automatic CE Power-down Current—CMOS Inputs	$V_{CC} = 3.6V$, $CE \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, $f = 0$	Com'l		0.1	5	μA
			Ind'l			10	μA

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions		CY62256V25-100			Unit
				Min.	Typ. ^[2]	Max.	
V_{OH}	Output HIGH Voltage	$I_{OH} = -0.1$ mA	$V_{CC} = 2.3V$	2			V
V_{OL}	Output LOW Voltage	$I_{OL} = 0.1$ mA	$V_{CC} = 2.3V$			0.4	V
V_{IH}	Input HIGH Voltage			1.7		$V_{CC} + 0.3V$	V
V_{IL}	Input LOW Voltage			-0.3		0.7	V
I_{IX}	Input Leakage Current	$GND \leq V_{IN} \leq V_{CC}$		-1		+1	μA
I_{OZ}	Output Leakage Current	$GND \leq V_{IN} \leq V_{CC}$, Output Disabled		-1		+1	μA

Notes:


- V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC}$ Typ., $T_A = 25^\circ C$, and $t_{AA} = 70$ ns.

Electrical Characteristics Over the Operating Range (continued)



Parameter	Description	Test Conditions		CY62256V25-100			Unit
				Min.	Typ. ^[2]	Max.	
I_{CC}	V_{CC} Operating Supply Current	$V_{CC} = 2.7V$, $I_{OUT} = 0$ mA, $f = f_{MAX} = 1/t_{RC}$	Com'l		14	23	mA
I_{SB1}	Automatic CE Power-down Current— TTL Inputs	$V_{CC} = 2.7V$, $CE \geq V_{IH}$, $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$, $f = f_{MAX}$	Com'l		75	225	μA
I_{SB2}	Automatic CE Power-down Current — CMOS Inputs	$V_{CC} = 2.7V$, $CE \geq V_{CC} - 0.3V$ $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$, $f = 0$	Com'l		0.1	4	μA
			Ind'l			8	μA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C_{IN}	Input Capacitance	$T_A = 25^\circ C$, $f = 1$ MHz,	6	pF
C_{OUT}	Output Capacitance	$V_{CC} = 3.0V$	8	pF

AC Test Loads and Waveforms


Equivalent to: THÉVENIN EQUIVALENT




Parameter	3.3V	2.5V	Units
R1	1.100	16.60	K Ohms
R2	1.500	15.40	K Ohms
RTH	0.645	8.00	K Ohms
VTH	1.750	1.20	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions ^[4]	Min.	Typ. ^[2]	Max.	Unit
V_{DR}	V_{CC} for Data Retention		1.4			V
I_{CCDR}	Data Retention Current	$V_{CC} = 1.6V$, $CE \geq V_{CC} - 0.3V$, $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		0.1	3	μA
					6	μA
t_{CDR} ^[3]	Chip Deselect to Data Retention Time		0			ns
t_R ^[3]	Operation Recovery Time		t_{RC}			ns

Notes:

- Tested initially and after any design or process changes that may affect these parameters.
- No input may exceed $V_{CC} + 0.3V$.

Data Retention Waveform

Switching Characteristics Over the Operating Range^[5]


Parameter	Description	CY62256V-70		CY62256V25-100		Unit
		Min.	Max.	Min.	Max.	
Read Cycle						
t _{RC}	Read Cycle Time	70		100		ns
t _{AA}	Address to Data Valid		70		100	ns
t _{OHA}	Data Hold from Address Change	10		10		ns
t _{ACE}	CE LOW to Data Valid		70		100	ns
t _{DOE}	OE LOW to Data Valid		35		75	ns
t _{LZOE}	OE LOW to Low-Z ^[6]	5		5		ns
t _{HZOE}	OE HIGH to High-Z ^[6, 7]		25		50	ns
t _{LZCE}	CE LOW to Low-Z ^[6]	10		10		ns
t _{HZCE}	CE HIGH to High-Z ^[6, 7]		25		50	ns
t _{PU}	CE LOW to Power-up	0		0		ns
t _{PD}	CE HIGH to Power-down		70		100	ns
Write Cycle ^[8, 9]						
t _{WC}	Write Cycle Time	70		100		ns
t _{SCE}	CE LOW to Write End	60		90		ns
t _{AW}	Address Set-up to Write End	60		90		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	50		80		ns
t _{SD}	Data Set-up to Write End	30		60		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{HZWE}	WE LOW to High-Z ^[6, 7]		25		50	ns
t _{LZWE}	WE HIGH to Low-Z ^[6]	10		10		ns

Notes:


- Test conditions assume signal transition time of 5 ns or less timing reference levels of $V_{CC}/2$, input pulse levels of 0 to V_{CC} , and output loading of the specified I_{OL}/I_{OH} and 100-pF load capacitance.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.
- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF as in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of $\overline{CE}$ LOW and $\overline{WE}$ LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD} .

Switching Waveforms


Read Cycle No. 1^[10, 11]



Read Cycle No. 2^[11, 12]





Write Cycle No. 1 (WE Controlled)^[8, 13, 14]










Notes:



10. Device is continuously selected. $\overline{OE}, \overline{CE} = V_{IL}$.
11. $\overline{WE}$ is HIGH for read cycle.

Switching Waveforms (continued)
Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled)^[8, 13, 14]

Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)^[9, 14]

Notes:

12. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
13. Data I/O is high impedance if $\text{OE} = V_{IH}$.
14. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.
15. During this period, the I/Os are in output state and input signals should not be applied.

Typical DC and AC Characteristics




Typical DC and AC Characteristics (continued)

Truth Table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode	Power
H	X	X	High-Z	Deselect/Power-down	Standby (I_{SB})
L	H	L	Data Out	Read	Active (I_{CC})
L	L	X	Data In	Write	Active (I_{CC})
L	H	H	High-Z	Deselect, Output Disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62256VLL-70SNC	SN28	28-lead (300-mil Narrow Body) SOIC	Commercial
	CY62256VLL-70ZC	Z28	28-lead Thin Small Outline Package	Commercial
	CY62256VLL-70ZI			Industrial
	CY62256VLL-70SNI	SN28	28-lead (300-mil Narrow Body) SOIC	Industrial
	CY62256VLL-70ZRI	ZR28	28-lead Reverse Thin Small Outline Package	
100	CY62256V25LL-100ZC	Z28	28-lead Thin Small Outline Package	Commercial



28-lead (300-mil) SNC (Narrow Body) SN28



Technical drawing of a 16-pin D-sub connector showing top, side, and end views with dimensions in mm.

Top View Dimensions:

- Overall width: 13.6 / 13.2
- Pin pitch (center-to-center): 11.9 / 11.7
- Pin height (BSC.): 0.55
- Pin thickness: 0.27 / 0.18

Side View Dimensions:

- Seating Plane to Gauge Plane distance: 1.20 / 1.00
- Pin height from seating plane: 0.20 / 0.05
- Pin pitch (center-to-center): 8.1 / 7.8

End View Dimensions:

- Pin height: 0.20 / 0.12
- Pin angle: 0°-5°
- Pin thickness: 0.7 / 0.3
- Pin width: 1.02 / 0.91
- Pin thickness (Gauge Plane): 0.25

Notes:


- OPTION 1 (SEE NOTE)
- OPTION 2 (SEE NOTE)

Dimension in mm
MAX.
MIN.

51-85071-*G

Package Diagrams (continued)
28-lead Reverse Type 1 Thin Small Outline Package (8 × 13.4 mm) ZR28

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER
AS SHOWN IN OPTION 1 OR OPTION 2



51-85074-*F

All product and company names mentioned in this document are the trademarks of their respective holders.

Document Title: CY62256V 32K x 8 Static RAM
Document Number: 38-05057

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	107248	09/10/01	SZV	Change from Spec number: 38-00519 to 38-05057.
*A	111445	11/01/01	MGN	Remove obsolete parts. Change to standard format.
*B	115229	05/23/02	GBI	Changed SN package diagram.