

Low Dropout Regulator


The MC33267 is a positive fixed 5.0 V regulator that is specifically designed to maintain proper voltage regulation with an extremely low input—to—output voltage differential. This device is capable of supplying output currents in excess of 500 mA and contains internal current limiting and thermal shutdown protection. Also featured is an on—chip power—up reset circuit that is ideally suited for use in microprocessor based systems. Whenever the regulator output voltage is below nominal, the reset output is held low. A programmable time delay is initiated after the regulator has reached its nominal level and upon timeout, the reset output is released.

Due to the low dropout voltage specifications, the MC33267 is ideally suited for use in battery powered industrial and consumer equipment where an extension of useful battery life is desirable. This device is contained in an economical five lead TO–220 type package.

- Low Input-to-Output Voltage Differential
- Output Current in Excess of 500 mA
- On-Chip Power-Up Reset Circuit with Programmable Delay
- Internal Current Limiting with Thermal Shutdown
- Economical Five Lead TO-220 Type Packages

ORDERING INFORMATION


Device	Tested Operating Temperature Range	Package
MC33267T	T _{.1} = -40 ° to +125°C	Plastic Power
MC33267TV	1 1 = -40 10 + 123 0	Plastic Power
MC33267D2T	T _J = −40 ° to +105°C	Surface Mount




LOW DROPOUT REGULATOR with POWER-UP RESET

SEMICONDUCTOR TECHNICAL DATA

- Pin 1. VCC Input
 - 2. Reset
 - 3. Ground
 - 4. Delay
 - 5. Output



T SUFFIX
PLASTIC PACKAGE
CASE 314D



TV SUFFIX PLASTIC PACKAGE CASE 314B

Heatsink surface connected to Pin 3.



D2T SUFFIXPLASTIC PACKAGE
CASE 936A
(D²PAK)

Heatsink surface (shown as terminal 6 in case outline drawing) is connected to Pin 3.

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input Voltage Range	V _{in}	- 20 to + 40	Vdc
Delay Voltage Range	V _{DLYR}	– 0.3 to V _O	V
Delay Sink Current	I _{DLY(sink)}	25	mA
Reset Voltage Range	V _{RR}	- 0.3 to +15	V
Reset Sink Current	I _{R(sink)}	50	mA
Power Dissipation Case 314B and 314D (TO–220 Type) T _A = 25°C Thermal Resistance, Junction–to–Ambient Thermal Resistance, Junction–to–Case Case 936A (D ² PAK) [Note 1] T _A = 90°C Thermal Resistance, Junction–to–Ambient Thermal Resistance, Junction–to–Case	PD Reja Rejc PD Reja Rejc	Internally Limited 62.5 4.0 Internally Limited 70 5.0	W °C/W °C/W W °C/W °C/W
Operating Junction Temperature Range	TJ	-40 to +150	°C
Storage Temperature Range	T _{stg}	-55 to +150	°C


NOTE: 1. D²PAK Junction–to–Ambient Thermal Resistance is for vertical mounting. Refer to Figure 7 for board mounted thermal resistance.

$\textbf{ELECTRICAL CHARACTERISTICS} \text{ (V}_{in} = 14.4 \text{ V, I}_O = 5.0 \text{ mA, C}_O = 100 \text{ } \mu\text{F, C}_{O(ESR)} \leq 0.3 \text{ } \Omega, \text{T}_J = 25^{\circ}\text{C} \text{ (Note 2), unless otherwise noted.)}$

Characteristic	Symbol	Min	Тур	Max	Unit
Output Voltage (I $_{O}$ = 5.0 mA to 500 mA, V $_{in}$ = 6.0 V to 28 V) T $_{J}$ = 25°C T $_{J}$ = $-$ 40° to +125°C	Vo	4.95 4.9	5.05 -	5.15 5.2	V
Line Regulation (V _{in} = 6.0 V to 26 V)	Reg _{line}	_	3.0	50	mV
Load Regulation (I _O = 5.0 mA to 500 mA)	Reg _{load}	_	1.0	50	mV
Bias Current $I_{O} = 0 \text{ mA}$ $I_{O} = 150 \text{ mA}$ $I_{O} = 500 \text{ mA}$ $I_{O} = 500 \text{ mA}, V_{in} = 6.2 \text{ V}$	lΒ	- - -	12 22 100 120	20 40 200 300	mA
Ripple Rejection (f = 120 Hz, V_{in} = 7.0 V to 17 V, I_{O} = 350 mA, C_{O} = 100 μF)	RR	60	80	_	dB
Dropout Voltage (I _O = 500 mA)	V _{in} – V _O	-	0.58	0.8	V
Delay Comparator Threshold (VO Decreasing)	V _{th(DLY)}	4.8	V _O – 0.15	V _O - 0.08	V
Delay Pin Source Current	IDLY(source)	12	20	28	μΑ
Reset Comparator Threshold	V _{th(R)}	3.6	3.8	4.0	V
Reset Sink Saturation (I _{sink} = 10 mA)	V _{CE(sat)}	-	0.2	0.8	V
Reset Off–State Leakage (V _{CE} = 5.0 V)	I _{R(leak)}	-	0.3	10	μΑ

NOTE: 2. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.

Figure 1. Typical Application Circuit



APPLICATION CIRCUIT INFORMATION

The MC33267 is a low dropout, positive fixed 5.0 V, 500 mA regulator. Protection features include output current limiting and thermal shutdown. System protection consists of an on-chip power-up microprocessor reset circuit.

A typical applications circuit is shown in Figure 1. The input bypass capacitor (C_{in}) is recommended if the regulator is located an appreciable distance ($\geq 4''$) from the supply input filter. This will reduce the circuit's sensitivity to the input line impedance at high frequencies.

These regulators are not internally compensated and thus require an external output capacitor (CO) for stability. The recommended capacitance is 100 μF with an equivalent series resistance (ESR) of less than 0.3 Ω . A minimum capacitance of 33 μF with a maximum ESR of 3.0 Ω can be used in applications where space is a premium, however, these limits must be observed over the entire operating temperature range of the regulator circuit.

With economical electrolytic capacitors, cold temperature operation can pose a serious stability problem. As the electrolyte freezes, around $-\,30^{\circ}\text{C},$ the capacitance will

decrease and the ESR will increase drastically, causing the circuit to oscillate. Quality electrolytic capacitors with extended temperature ranges of -40°C to $+85^{\circ}\text{C}$ and -55°C to $+105^{\circ}\text{C}$ are readily available. It is suggested that oven testing of the entire circuit be performed with maximum load, minimum input voltage, and minimum ambient temperature.

Figure 2 shows the reset circuit timing relationship. Note that whenever the regulator's output is less than 4.9 V, the delay capacitor (CDLY) is immediately discharged, and the reset output is held in a low state. As the regulator's output voltage increases beyond 4.97 V, the delay comparator will allow the 20 μA current source to charge CDLY. The reset output will go to a high state when CDLY crosses the 3.8 V threshold of the reset comparator. The reset delay time is controlled by the value selected for CDLY. The required system reset time is governed by the microprocessor and usually a reset signal which lasts several machine cycles is sufficient.

Figure 2. Timing Waveforms




Figure 3. Reset Output versus Input Voltage




Figure 4. Output Voltage versus Input Voltage




Figure 5. Reset Output versus Input Voltage




Figure 6. Output Voltage versus Input Voltage






Figure 7. D²PAK Thermal Resistance and Maximum Power Dissipation versus P.C.B. Copper Length




OUTLINE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 10.92 (0.043) MAXIMUM.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.572	0.613	14.529	15.570
В	0.390	0.415	9.906	10.541
С	0.170	0.180	4.318	4.572
D	0.025	0.038	0.635	0.965
Е	0.048	0.055	1.219	1.397
G	0.067 BSC		1.702 BSC	
Н	0.087	0.112	2.210	2.845
J	0.015	0.025	0.381	0.635
K	1.020	1.065	25.908	27.051
L	0.320	0.365	8.128	9.271
Q	0.140	0.153	3.556	3.886
U	0.105	0.117	2.667	2.972
S	0.543	0.582	13.792	14.783



- NOTES:


 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION D DOES NOT INCLUDE INTERCONNECT BAR (DAMBAR) PROTRUSION. DIMENSION D INCLUDING PROTRUSION SHALL NOT EXCEED 0.043 (1.092) MAXIMUM.

	INCHES		MILLIMETERS		
DIM	MIN	MAX	MIN	MAX	
Α	0.572	0.613	14.529	15.570	
В	0.390	0.415	9.906	10.541	
С	0.170	0.180	4.318	4.572	
D	0.025	0.038	0.635	0.965	
Е	0.048	0.055	1.219	1.397	
F	0.850	0.935	21.590	23.749	
G	0.067 BSC		1.702 BSC		
Н	0.166	BSC	4.216	4.216 BSC	
J	0.015	0.025	0.381	0.635	
K	0.900	1.100	22.860	27.940	
L	0.320	0.365	8.128	9.271	
N	0.320 BSC		8.128	BSC	
Q	0.140	0.153	3.556	3.886	
S		0.620		15.748	
U	0.468	0.505	11.888	12.827	
٧		0.735		18.669	
W	0.090	0.110	2.286	2.794	

OUTLINE DIMENSIONS



MILLIMETERS

1.270 REF

1.473 1.981

2.946 REF

5.080 MIN 6.350 MIN

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 or 602–303–5454

MFAX: RMFAX0@email.sps.mot.com – TOUCHTONE 602–244–6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–81–3521–8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



