P4C198/P4C198L, P4C198A/P4C198AL ULTRA HIGH SPEED 16K x 4 STATIC CMOS RAMS



FEATURES

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
 - 10/12/15/20/25 ns (Commercial)
 - 12/15/20/25/35 ns (Industrial)
 - 15/20/25/35/45 ns (Military)
- Low Power Operation (Commercial/Military)
 - 715 mW Active 12/15
 - 550/660 mW Active 20/25/35/45/55
 - 193/220 mW Standby (TTL Input)
 - -83/110 mW Standby (CMOS Input) P4C198/198A
 - 9 mW Standby (CMOS Input) P4C198L/198AL (Military)

- 5V \pm 10% Power Supply
- Data Retention, 10 µA Typical Current from 2.0V P4C198L/198AL (Military)
- Output Enable & Chip Enable Control Functions
 - Single Chip Enable P4C198
 - Dual Chip Enable P4C198A
- Common Inputs and Outputs
- **Fully TTL Compatible Inputs and Outputs**
- Standard Pinout (JEDEC Approved)
 - 24-Pin 300 mil DIP
 - 24-Pin 300 mil SOJ (P4C198 only)
 - 28-Pin 350 x 550 mil LCC (P4C198 only)



DESCRIPTION

The P4C198/L and P4C198A/L are 65,536-bit ultra high-speed static RAMs organized as 16K x 4. Each device features an active low Output Enable control to eliminate data bus contention. The P4C198/L also have an active low Chip Enable (the P4C198A/L have two Chip Enables, both active low) for easy system expansion. The CMOS memories require no clocks or refreshing and have equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single 5V \pm 10% tolerance power supply. Data integrity is maintained with supply


voltages down to 2.0V. Current drain is typically 10 μ A from a 2.0V supply.

Access times as fast as 12 nanoseconds are available, permitting greatly enhanced system operating speeds. CMOS is used to reduce power consumption to a low 715 mW active, 193 mW standby.


The P4C198/L and P4C198A/L are available in 24-pin 300 mil DIP and SOJ, and 28-pin 350 x 550 mil LCC packages providing excellent board level densities.



FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS





Means Quality, Service and Speed

MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V _{cc}	Power Supply Pin with Respect to GND	-0.5 to +7	٧
V_{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V _{cc} +0.5	V
T _A	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade(2)	Ambient Temperature	GND	V _{cc}
Military	–55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

CAPACITANCES⁽⁴⁾

 $V_{CC} = 5.0V$, $T_A = 25^{\circ}C$, f = 1.0MHz

Symbol	Parameter	Conditions	Тур.	Unit
C _{IN}	Input Capacitance	$V_{IN} = 0V$	5	pF
C _{OUT}	Output Capacitance	$V_{OUT} = 0V$	7	pF

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Symbol	Parameter	Test Conditions	P4C19	8 / 198A	P4C198L	/ 198AL	Unit
Syllibol	raiailletei	rest conditions	Min	Max	Min	Max	Offic
V _{IH}	Input High Voltage		2.2	V _{cc} +0.5	2.2	V _{cc} +0.5	V
V _{IL}	Input Low Voltage		-0.5(3)	0.8	-0.5 ⁽³⁾	0.8	V
V _{HC}	CMOS Input High Voltage		V _{cc} -0.2	V _{cc} +0.5	V _{cc} -0.2	V _{cc} +0.5	V
V _{LC}	CMOS Input Low Voltage		-0.5(3)	0.2	-0.5(3)	0.2	V
V _{CD}	Input Clamp Diode Voltage	V _{CC} = Min., I _{IN} = 18 mA		-1.2		-1.2	V
V _{OL}	Output Low Voltage (TTL Load)	I_{OL} = +10 mA, V_{CC} = Min. I_{OL} = +8 mA, V_{CC} = Min.	0.5	0.4	0.5	0.4	V V
V _{OH}	Output High Voltage (TTL Load)	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}.$	2.4		2.4		V
I _{LI}	Input Leakage Current	$V_{CC} = Max.$ Mil $V_{IN} = GND \text{ to } V_{CC}$ Com'l.		+10 +5	–5 n/a	+5 n/a	μА
I _{LO}	Output Leakage Current	$V_{CC} = Max., CE = V_{IH},$ Mil. $V_{OUT} = GND \text{ to } V_{CC}$ Com'l.		+10 +5	−5 n/a	+5 n/a	μА
I _{SB}	Standby Power Supply Current (TTL Input Levels)	CE_1 , $CE_2 \ge V_{IH}$ Mil. $V_{CC} = Max.$, Ind./Com'l. $f = Max.$, Outputs Open	1	40 35		40 n/a	mA
I _{SB1}	Standby Power Supply Current (CMOS Input Levels)	$ \begin{aligned} &\text{CE}_{\text{1}}, \text{ CE}_{\text{2}} \geq \text{V}_{\text{IH}} & \text{Mil.} \\ &\text{V}_{\text{CC}} = \text{Max.}, & \text{Ind./Com'l.} \\ &\text{f} = 0, \text{ Outputs Open} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{LC}} \text{ or V}_{\text{IN}} \geq \text{V}_{\text{HC}} \end{aligned} $		20 15		1.5 n/a	mA

n/a = Not Applicable

Notes:

- Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM ratingconditions for extended periods may affect reliability.
- 2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- 3. Transient inputs with $V_{\rm L}$ and $I_{\rm L}$ not more negative than $-3.0{\rm V}$ and $-100{\rm mA}$, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.

POWER DISSIPATION CHARACTERISTICS VS. SPEED

Symbol	Parameter	Temperature Range	-10	-12	-15	-20	-25	-35	-45	Unit
		Commercial	180	170	160	155	150	N/A	N/A	mA
I _{cc}	Dynamic Operating Current*	Industrial	N/A	180	170	160	155	150	N/A	mΑ
		Military	N/A	N/A	170	160	155	150	145	mA

 $^{^{*}}V_{cc}$ = 5.5V. Tested with outputs open. f = Max. Switching inputs are 0V and 3V.

198: $CE = V_{IL}$, $OE = V_{IH}$


198A: $CE_1 = V_{IL}$, $CE_2 = V_{IL}$. $OE = V_{IH}$

DATA RETENTION CHARACTERISTICS (P4C198L/P4C198AL Military Temperature Only)

Symbol	Parameter	Test Condition	Min	_	p.* .c=	Ma V _{co}		Unit
				2.0V	3.0V	2.0V	3.0V	
V _{DR}	V _{cc} for Data Retention		2.0					V
I _{CCDR}	Data Retention Current			10	15	600	900	μΑ
t _{CDR}	Chip Deselect to Data Retention Time	CE $\geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or	0					ns
t_R^{\dagger}	Operation Recovery Time	$V_{IN} \le 0.2V$	t _{RC} §					ns

 $^{^*}T_A = +25^{\circ}C$

DATA RETENTION WAVEFORM



[§]t_{RC} = Read Cycle Time


[†]This parameter is guaranteed but not tested.

AC CHARACTERISTICS—READ CYCLE

 $(V_{CC}$ = 5V \pm 10%, All Temperature Ranges)⁽²⁾

		-1	0	-1	2	-1	5	-2	20	-2	25	-3	35	-4	1 5	
Sym.	Parameter	Min	Max	Unit												
t _{RC}	Read Cycle Time	10		12		15		20		25		35		45		ns
t _{AA}	Address Access Time		10		12		15		20		25		35		45	ns
t _{AC}	Chip Enable Access Time		10		12		15		20		25		35		45	ns
t _{oh}	Output Hold from Address Change	2		2		2		2		2		2		2		ns
t _{LZ}	Chip Enable to Output in Low Z	2		2		2		2		2		2		2		ns
t _{HZ}	Chip Disable to Output in High Z		6		7		8		10		10		14		15	ns
t _{OE}	Output Enable Low to Data Valid		6		7		9		12		15		25		30	ns
t _{OLZ}	Output Enable to Output in Low Z	2		2		2		2		2		2		2		ns
t _{OHZ}	Output Disable to Output in High Z		6		7		9		9		10		14		15	ns
t _{PU}	Chip Enable to Power Up Time	0		0		0		0		0		0		0		ns
t _{PD}	Chip Disable to Power Down Time		10		12		15		20		25		35		45	ns


READ CYCLE NO.1 (O E controlled)(5)




Notes:

5. WE $\,$ is HIGH for READ cycle.

READ CYCLE NO. 2 (ADDRESS Controlled)(5,6)



READ CYCLE NO. 3 (C E⁽¹²⁾ Controlled)^(5,7,8)



Notes:


- 6. CE (CE $_1$ CE $_2$ for P4C198A/L) and OE are LOW READ cycle.
- 7. OE is LOW for the cycle.
- 8. ADDRESS must be valid prior to, or coincident with CE $\,(CE_1)$ and $\,CE_2$ for P4C198A/L) transition LOW.
- 9. Transition is measured \pm 200mV from steady state voltage prior to change, with loading as specified in Figure 1.
- 10. Read Cycle Time is measured from the last valid address to the first transitioning address.
- 11. Transitions caused by a chip enable control have similar delays irrespective of whether CE $_1$ or CE $_2$ causes them (P4C198A/L).
- 12. CE $_{\mbox{\tiny 1}},$ CE $_{\mbox{\tiny 2}}$ for P4C198A/L.

AC CHARACTERISTICS—WRITE CYCLE


 $(V_{CC}$ = 5V \pm 10%, All Temperature Ranges)⁽²⁾

Sym.	Parameter	-1	0	-1	2	-1	5	-2	20	-2	25	-3	35	-4	15	Unit
		Min	Max													
t _{wc}	Write Cycle Time	10		12		13		15		20		30		40		ns
t _{cw}	Chip Enable Time to End of Write	7		8		10		15		20		30		35		ns
t _{AW}	Address Valid to End of Write	8		8		10		15		20		25		35		ns
t _{AS}	Address Set-up Time	0		0		0		0		0		0		0		ns
t _{WP}	Write Pulse Width	8		9		10		12		20		25		35		ns
t _{AH}	Address Hold Time from End of Write	0		0		0		0		0		0		0		ns
t _{DW}	Data Valid to End of Write	7		6		7		10		13		15		20		ns
t _{DH}	Data Hold Time	0		0		0		0		0		0		0		ns
t _{wz}	Write Enable to Output in High Z		7		6		7		8		10		10		15	ns
t _{ow}	Output Active from End of Write	3		3		3		3		3		3		3		ns


WRITE CYCLE NO. 1 (With O E high)



WRITE CYCLE NO. 2 (W E CONTROLLED)(13,14)



WRITE CYCLE NO. 3 (C E⁽¹²⁾ CONTROLLED)^(13,14)



Notes:

- 13. CE (CE $_{\rm 1}$, CE $_{\rm 2}$ for P4C198A/L) and wE $\,$ must be LOW for WRITE cvcle.
- 14. OE is LOW for this WRITE cycle.

- 15. If CE $_1$ or CE $_2$ for P4C198A/L) goes HIGH simultaneously with WE $\,$ HIGH, the output remains in a high impedance state.
- 16. Write Cycle Time is measured from the last valid address to the first transitioning address.

TRUTH TABLES P4C198/L

CE	WE	OE	Mode	Output
Н	Х	Х	Standby	High Z
L	Н	Н	Output Inhibit	High Z
L	Н	L	READ	D _{OUT}
L	L	Х	WRITE	D _{IN}

P4C198A/L

CE ₁	CE ₂	WE	OE	Mode	Output
Н	Х	Х	Х	Standby	High Z
Х	Н	Х	Х	Standby	High Z
L	L	Н	Н	Output Inhibit	High Z
L	L	Н	L	READ	D _{out}
L	L	L	Х	WRITE	D _{IN}

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V				
Input Rise and Fall Times	3ns				
Input Timing Reference Level	1.5V				
Output Timing Reference Level	1.5V				
Output Load	See Figures 1 and 2				




Figure 1. Output Load




Figure 2. Thevenin Equivalent

Note:

Because of the ultra-high speed of the P4C198/L and P4C198A/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the $V_{\rm CC}$ and ground planes directly up to the contactor fingers. A 0.01 μF high

frequency capacitor is also required between V $_{\rm cc}$ and ground. To avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with $D_{\rm OUT}$ to match 166Ω (Thevenin Resistance).

^{*} including scope and test fixture.


PACKAGE SUFFIX

Package Suffix	Description
Р	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
L	Leadless Chip Carrier (ceramic)
D	CERDIP, 300 mil wide standard

TEMPERATURE RANGE SUFFIX

Temperature Range Suffix	Description			
С	Commercial Temperature Range, 0°C to +70°C.			
I	Industrial Temperature Range –40°C to +85°C.			
M	Military Temperature Range, –55°C to +125°C.			
MB	Mil. Temp. with MIL-STD-883D Class B compliance			

ORDERING INFORMATION



- I = Ultra-low standby power designator L, if needed.
- ss = Speed (access/cycle time in ns), e.g., 25, 35
- p = Package code, i.e., P, J, L, D.
- t = Temperature range, i.e., C, M, MB.

The P4C198 and P4C198A are available to Standardized Military Drawings 5962-86859, 5962-89891 and 5962-89892.

SELECTION GUIDE

The P4C198 and P4C198A are available in the following temperature, speed and package options.

Temperature	Speed (ns)							
Range	Package	10	12	15	20	25	35	45
Commercial	Plastic DIP	-10PC	-12PC	-15PC	-20PC	-25PC	N/A	N/A
	Plastic SOJ (P4C198 Only)	-10JC	-12JC	-15JC	-20JC	-25JC	N/A	N/A
Industrial	Plastic DIP	N/A	-12PI	-15PI	-20PI	-25PI	-35PI	N/A
	Plastic SOJ (P4C198 Only)	N/A	-12JI	-15JI	–20JI	–25JI	-35JI	N/A
Military Temp.	CERDIP	N/A	N/A	-15DM	-20DM	-25DM	-35DM	-45DM
	LCC (P4C198 Only)	N/A	N/A	-15LM	-20LM	–25LM	-35LM	–45LM
Military	CERDIP	N/A	N/A	-15DMB	-20DMB	-25DMB	-35DMB	-45DMB
Processed*	LCC (P4C198 Only)	N/A	N/A	-15LMB	–20LMB	–25LMB	-35LMB	–45LMB

 $^{^{\}star}$ Military temperature range with MIL-STD-883, Class B processing. N/A = Not available