# Quad 2-input OR gate

74LV32

#### **FEATURES**

- Optimized for Low Voltage applications: 1.0 to 3.6 V
- Accepts TTL input levels between V<sub>cc</sub> = 2.7 V and V<sub>cc</sub> = 3.6 V
- Typical V<sub>OLP</sub> (output ground bounce) < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>amb</sub> = 25 °C.
- Typical V<sub>OHV</sub> (output V<sub>OH</sub> undershoot) > 2 V at V<sub>CC</sub> = 3.3 V, T<sub>amb</sub> = 25 °C.
- Output capability: standard
- I<sub>cc</sub> category: SSI

#### **DESCRIPTION**

The 74LV32 a low-voltage Si-gate CMOS device and is pin and function compatible with 74HC/HCT32.

The 74LV32 provides the 2-input OR function.

#### **FUNCTION TABLE**

INP	UTS	OUTPUTS		
nA	nB	nΥ		
L	L	L		
L	H	Н		
Н	L	н		
н	Н	H		

H = HIGH voltage levelL = LOW voltage level

#### **QUICK REFERENCE DATA**

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_i \le 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	propagation delay nA, nB to nY	C <sub>L</sub> = 15 pF V <sub>CC</sub> = 3.3 V	6	ns
Cı	input capacitance		3.5	pF
C <sub>PD</sub>	power dissipation capacitance per gate	notes 1 and 2	16	рF

#### Notes to the quick reference data


- 1.  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu$ W)  $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:  $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;  $\Sigma (C_L \times V_{CC}^2 \times f_o)$  = sum of the outputs.
- 2. The condition is  $V_1 = GND$  to  $V_{CC}$


#### **ORDERING AND PACKAGE INFORMATION**


TYPE NUMBER	PACKAGES					
	PINS	PACKAGE	MATERIAL	CODE		
74LV32N	14	DIL	plastic	DIL14/SOT27		
74LV32D	14	SO	plastic	SO14/SOT108A		
74LV32DB	14	SSOP	plastic	SSOP14/SOT337		
74LV32PW	14	TSSOP	plastic	TSSOP14/SOT402		


#### **PINNING**

PIN NO. SYMB		NAME AND FUNCTION				
1, 4, 9, 12	1A to 4A	data inputs				
2, 5, 10, 13	1B to 4B	data inputs				
3, 6, 8, 11	1Y to 4Y	data outputs				
7	GND	ground (0 V)				
14	V <sub>cc</sub>	positive supply voltage				









# Quad 2-input OR gate

74LV32

## DC CHARACTERISTICS FOR 74LV32

For the DC characteristics see chapter "LV family characteristics", section "Family specifications". Output capability: standard

Icc category: SSI

### **AC CHARACTERISTICS FOR 74LV32**


GND = 0 V;  $t_r = t_l \le 2.5 \text{ ns}$ ;  $C_L = 50 \text{ pF}$ 

SYMBOL PARAMETER	T <sub>amb</sub> (°C)					UNIT	TEST CONDITIONS		
	-40 to +85		-40 to +125		V <sub>cc</sub>		WAVEFORMS		
		MIN.	TYP.	MAX.	MIN.	MAX.		(v)	WAVEFORMS
	propagation delay nA, nB to nY	- - -	40 14 10 8*	29 22 17	-	- 34 25 20	ns	1.2 2.0 2.7 3.0 to 3.6	Fig.5

Notes:

All typical values are measured at  $T_{amb}$  = 25 °C.

#### **AC WAVEFORMS**



nB) to output (nY) propagation delays.

Notes:

 $V_{\text{M}} = 1.5 \text{ V}$  at  $V_{\text{CC}} \geq 2.7 \text{ V}$   $V_{\text{M}} = 0.5 \cdot V_{\text{CC}}$  at  $V_{\text{CC}} < 2.7 \text{ V}$   $V_{\text{OL}}$  and  $V_{\text{OH}}$  are the typical output voltage drop that occur with the output load.

<sup>\*</sup> Typical values are measured at  $V_{cc} = 3.3 \text{ V}$ .