# **Dual J-K Master-Slave Flip-Flop**

The MC10135 is a dual master–slave dc coupled J–K flip–flop. Asynchronous set (S) and reset (R) are provided. The set and reset inputs override the clock.

A common clock is provided with separate J–K inputs. When the clock is static, the J–K inputs do not effect the output.

The output states of the flip-flop change on the positive transition of the clock.

 $P_D = 280 \text{ mW typ/pkg (No Load)}$ 

 $f_{Tog} = 140 \text{ MHz typ}$ 

 $t_{pd} = 3.0 \text{ ns typ}$ 

 $t_{\rm f}$ ,  $t_{\rm f} = 2.5 \text{ ns typ } (20\%-80\%)$ 

## MC10135



#### L SUFFIX

CERAMIC PACKAGE CASE 620-10



#### **P SUFFIX**


PLASTIC PACKAGE CASE 648-08



FN SUFFIX PLCC

CASE 775-02

#### LOGIC DIAGRAM



### R-S TRUTH TABLE

R	S	Q <sub>n+1</sub>
L	L	Q <sub>n</sub> H
L	Н	Н
Н	L	L
Н	Н	N.D.


N.D. = Not Defined

#### **CLOCK J-K TRUTH TABLE\***

J	K	Q <sub>n+1</sub>
L	L	Qn
Н	L	L
L	Н	Н
Н	Н	Qn

<sup>\*</sup>Output states change\_on\_positive transition of clock for J–K input condition present.

#### DIP PIN ASSIGNMENT



Pin assignment is for Dual-in-Line Package.
For PLCC pin assignment, see the Pin Conversion
Tables on page 6–11 of the Motorola MECL Data
Book (DL122/D).

#### **ELECTRICAL CHARACTERISTICS**

			Test Limits							
		Pin Under	-30°C		+25°C		+85°C		1	
Characteristic	Symbol	Test	Min	Max	Min	Тур	Max	Min	Max	Unit
Power Supply Drain Current	ΙΕ	8		75		54	68		75	mAdc
Input Current	l <sub>inH</sub>	6,7,9,10,11 4,5,12,13		425 620			265 390		265 390	μAdc
	l <sub>inL</sub>	4,5,6,7,9, 10,11,12,13	0.5 0.5		0.5 0.5			0.3 0.3		μAdc
Output Voltage Logic 1	Vон	2 2 ( <b>3.</b> )	-1.060 -1.060	-0.890 -0.890	-0.960 -0.960		-0.810 -0.810	-0.890 -0.890	-0.700 -0.700	Vdc
Output Voltage Logic 0	VOL	3 3 ( <b>3.</b> )	-1.890 -1.890	-1.675 -1.675	-1.850 -1.850		-1.650 -1.650	-1.825 -1.825	-1.615 -1.615	Vdc
Threshold Voltage Logic 1	Vона	2 2 ( <b>4.</b> )	-1.080 -1.080		-0.980 -0.980			-0.910 -0.910		Vdc
Threshold Voltage Logic 0	VOLA	3 3 ( <b>4.</b> )		-1.655 -1.655			-1.630 -1.630		-1.595 -1.595	Vdc
Switching Times $(50\Omega \text{ Load})$ Clock Input										ns
Propagation Delay	t9+2+ t9+2-	2 2	1.8 1.8	5.0 5.0	1.8 1.8	3.0 3.0	4.5 4.5	1.8 1.8	4.6 4.6	
Rise Time (20 to 80%)	t <sub>2+</sub> , t <sub>3+</sub>	2, 3	1.1	4.8	1.1	2.0	4.5	1.1	4.7	
Fall Time (20 to 80%)	t <sub>2-</sub> , t <sub>3-</sub>	2, 3	1.1	4.8	1.1	2.0	4.5	1.1	4.7	
Set Input										ns
Propagation Delay	<sup>t</sup> 5+2+ <sup>t</sup> 12+15+ <sup>t</sup> 5+3– <sup>t</sup> 12+14–	2 15 3 14	1.8 1.8 1.8 1.8	5.6 5.6 5.6 5.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	5.0 5.0 5.0 5.0	1.8	5.2 5.2 5.2 5.2	
Reset Input										ns
Propagation Delay	t <sub>4+2</sub> - t <sub>4+3</sub> - t <sub>13+15</sub> - t <sub>13+14+</sub>	2 3 15 14	1.8 1.8 1.8 1.8	5.6 5.6 5.6 5.6	1.8 1.8 1.8 1.8	3.0 3.0 3.0 3.0	5.0 5.0 5.0 5.0	1.8 1.8 1.8 1.8	5.2 5.2 5.2 5.2	
Setup Time	<sup>t</sup> setup	7	2.5		2.5	1.0		2.5		ns
Hold Time	<sup>t</sup> hold	7	1.5		1.5	1.0		2.5		ns
Toggle Frequency (Max)	ftog	2	125		125	140		125		MHz

Individually test each input; apply V<sub>IHmax</sub> to pin under test.
 Individually test each input; apply V<sub>ILmin</sub> to pin under test.

 $V_{\text{IHmax}}$ 3. Output level to be measured after a clock pulse has been applied to the  $\overline{C_E}$  Input (Pin 6)  $V_{ILmin}$  $V_{\text{IHAmax}}$ 4. Output level to be measured after a clock pulse has been applied to the  $\overline{C_E}$  Input (Pin 6)  $V_{\text{ILAmin}}$ 

> **MOTOROLA** 3-23

#### **ELECTRICAL CHARACTERISTICS** (continued)

@ Test	Temperature	V <sub>IHmax</sub>	V <sub>ILmin</sub>	VII.14	V	.,	1
	_30∘ℂ			VIHAmin	V <sub>ILAmax</sub>	VEE	1
	–30°C			-1.205	-1.500	-5.2	
	+25°C	-0.810	-1.850	-1.105	-1.475	-5.2	
	+85°C	-0.700	-1.825	-1.035	-1.440	-5.2	
	Pin	TEST V	OLTAGE A	PPLIED TO I	PINS LISTED E	BELOW	, , , ,
Symbol	Test	V <sub>IHmax</sub>	V <sub>ILmin</sub>	V <sub>IHAmin</sub>	V <sub>ILAmax</sub>	V <sub>EE</sub>	(V <sub>CC</sub> )
ΙE	8					8	1, 16
linH	6,7,9,10,11 4,5,12,13	Note 1. Note 1.				8 8	1, 16 1, 16
l <sub>inL</sub>	4,5,6,7,9, 10,11,12,13		Note 2. Note 2.			8 8	1, 16 1, 16
VOH	2 2 ( <b>3.</b> )	5 6				8 8	1, 16 1, 16
VOL	3 3 ( <b>3.</b> )	5 6				8 8	1, 16 1, 16
Vона	2 2 ( <b>4.</b> )	6		5		8 8	1, 16 1, 16
VOLA	3 3 ( <b>4.</b> )	6		5		8 8	1, 16 1, 16
				Pulse In	Pulse Out	-3.2 V	+2.0 V
t <sub>9+2+</sub> t <sub>9+2-</sub>	2 2			9	2 2	8 8	1, 16 1, 16
t <sub>2+</sub> , t <sub>3+</sub>	2, 3			9	2, 3	8	1, 16
t <sub>2-</sub> , t <sub>3-</sub>	2, 3			9	2, 3	8	1, 16
t <sub>5+2+</sub> t <sub>12+15+</sub> t <sub>5+3-</sub> t <sub>12+14-</sub>	2 15 3 14			5 12 5 12	2 15 3 14	8 8 8 8	1, 16 1, 16 1, 16 1, 16
t <sub>4+2</sub> - t <sub>4+3</sub> - t <sub>13+15</sub> - t <sub>13+14+</sub>	2 3 15 14			4 4 13 13	2 3 15 14	8 8 8	1, 16 1, 16 1, 16 1, 16
t <sub>setup</sub>	7			6, 9	2	8	1, 16
<sup>t</sup> hold	7			6, 9	2	8	1, 16
f <sub>tog</sub>	2			9	2	8	1, 16
	IE IinH VOH VOL VOHA VOLA VOLA  t9+2+ t9+2- t2+, t3+ t2-, t3- t12+14- t4+2- t4+3- t13+15- t13+14+ tsetup thold ftog	Symbol         Under Test           IE         8           IinH         6,7,9,10,11 4,5,12,13           IinL         4,5,6,7,9,10,11,12,13           VOH         2 (3.)           VOL         3 (3.)           VOLA         2 (4.)           VOLA         3 (4.)           159+2+ 2 2 (4.)         2 (4.)           159+2+ 2 2 (4.)         2 (4.)           159+2+ 15 2 3 (4.)         2 (4.)           15+2+ 15 3 2 3 (4.)         2 (4.)           15+2+ 15 3 3 (4.)         2 (4.)           15+2+ 15 3 3 (4.)         15 (4.)           15+3- 15 (5.)         15 (5.)           13+15- 15 (15.)         15 (15.)           13+14- 14 (14.)         14 (14.)           15etup         7           1hold         7	Symbol         Under Test         VIHmax           IE         8           IinH         6,7,9,10,11 4,5,12,13         Note 1. Note 1. Note 1. Note 1. Note 1.           VOH         2 5 2 (3.)         6           VOL         3 3 (3.)         6           VOLA         2 2 (4.)         6           VOLA         3 3 (4.)         6	Symbol         Under Test         VILmin           IE         8         Imax         VILmin           InH         6,7,9,10,11 4,5,12,13         Note 1. Note 1. Note 2. Note 2. Note 2.           VOH         2 5 2 (3.)         Note 2. Note 2.           VOHA         2 2 (3.)         6           VOHA         2 2 (4.)         6           VOLA         3 3 (3.)         6           VOLA         3 (4.)         6           VOLA         4 (4.)         4 (4.)           VOLA         4 (4.)         4 (4.) </td <td>  Symbol   Test   ViHmax   ViLmin   ViHAmin     IE</td> <td>Symbol         Under Test         VIHmax         VILmin         VIHAmin         VILAmax           IE         8         Note 1. Note 1. Note 1. Note 1. Note 2. Note 2. Note 2.         Image: Note 2. Note 2. Note 2. Note 2. Note 2. Note 2.         Image: Note 2.         Image: Note 2. Note 2.</td> <td>  Symbol   Test   ViHmax   ViLmin   ViHAmin   ViLAmax   VEE    </td>	Symbol   Test   ViHmax   ViLmin   ViHAmin     IE	Symbol         Under Test         VIHmax         VILmin         VIHAmin         VILAmax           IE         8         Note 1. Note 1. Note 1. Note 1. Note 2. Note 2. Note 2.         Image: Note 2. Note 2. Note 2. Note 2. Note 2. Note 2.         Image: Note 2.         Image: Note 2.	Symbol   Test   ViHmax   ViLmin   ViHAmin   ViLAmax   VEE


Individually test each input; apply V<sub>IHmax</sub> to pin under test.
 Individually test each input; apply V<sub>ILmin</sub> to pin under test.

3.	Output level to be measured after a clock pulse has been applied to the $\overline{C_E}$ Input (Pin 6)	VII min
	Output level to be measured after a clock pulse has been applied to the $\overline{C_E}$ Input (Pin 6)	


Each MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 50-ohm resistor to -2.0 volts. Test procedures are shown for only one gate. The other gates are tested in the same manner.

**MOTOROLA** 3-24

#### **OUTLINE DIMENSIONS**




#### **OUTLINE DIMENSIONS**



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC

	INC	HES	MILLIN	ETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Е	0.050	BSC	1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100 BSC		2.54 BSC		
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62	BSC	
M	0°	15°	0°	15°	
N	0.020	0.040	0.51	1.01	



- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEADS WHEN FORMED PARALLEL
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.
- ROUNDED CORNERS OPTIONAL

	INC	HES	MILLIM	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040 0.70		1.02	1.77	
G	0.100 BSC		2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110 0.130	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical parameters, including or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

#### How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 303-675-2140 or 1-800-441-2447

Mfax™: RMFAX0@email.sps.mot.com - TOUCHTONE 602-244-6609 INTERNET: http://Design-NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi-SPD-JLDC, 6F Seibu-Butsuryu-Center, 3-14-2 Tatsumi Koto-Ku, Tokyo 135, Japan. 81-3-3521-8315

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298



MC10135/D