# **Dual Output Driver**

### **FEATURES**

- Dual, 1.5A Totem Pole Outputs
- 40nsec Rise and Fall into 1000pF
- Parallel or Push-Pull Operation
- Single-Ended to Push-Pull Conversion
- High-Speed, Power MOSFET Compatible
- Low Cross-Conduction Current Spike
- Analog, Latched Shutdown
- Internal Deadband Inhibit Circuit
- Low Quiescent Current
- 5 to 40V Operation
- Thermal Shutdown Protection
- 16-Pin Dual-In-Line Package
- 20-Pin Surface Mount Package

### **DESCRIPTION**

The UC1706 family of output drivers are made with a high-speed Schottky process to interface between low-level control functions and high-power switching devices - particularly power MOSFET's. These devices implement three generalized functions as outlined below.

First: They accept a single-ended, low-current digital input of either polarity and process it to activate a pair of high-current, totem pole outputs which can source or sink up to 1.5A each.

Second: They provide an optional single-ended to push-pull conversion through the use of an internal flip-flop driven by double-pulse-suppression logic. With the flip-flop disabled, the outputs work in parallel for 3.0A capability.

Third: Protection functions are also included for pulse-by-pulse current limiting, automatic deadband control, and thermal shutdown.


These devices are available in a two-watt plastic "bat-wing" DIP for operation over a 0°C to 70°C temperature range and, with reduced power, in a hermetically sealed cerdip for -55°C to +125°C operation. Also available in surface mount Q and L packages.

# **TRUTH TABLE**

INV	N.I	OUT
Н	Н	L
L	Н	Н
Н	L	L
L	L	L

$$\frac{\text{OUT} = \overline{\text{INV}} \text{ and N.I.}}{\overline{\text{OUT}} = \overline{\text{INV}} \text{ or } \overline{\text{N.I.}}}$$

## **BLOCK DIAGRAM**





SLUS200A - OCTOBER 1998 - REVISED APRIL 2001

# **ABSOLUTE MAXIMUM RATINGS**

	NPkg	JPkg
Supply Voltage, VIN		
Collector Supply Voltage, Vc		
Output Current (Each Output, Source or Sink)		
SteadyState	. ±500mA	±500mA
Peak Transient	±1.5A	±1.0A
Capacitive Discharge Energy	20μJ	15μJ
Digital Inputs	5.5V	5.5V
Analog Stop Inputs		
Power Dissipation at TA = 25°C (See Note)		
Power Dissipation at T (Leads/Case) = 25°C (See Note)	5W	2
Operating Temperature Range	55°C	to +125°C
Storage Temperature Range	65°C	to +150°C
Lead Temperature (Soldering, 10 Seconds)		
Note: All voltages are with respect to the four groups together. All currents are positive into, negative of Packaging sections of the Databook for thermal	out of the specified	trerminal. Consult

# **CONNECTION DIAGRAMS**





riote: All four ground pins must be connected to a common ground.

# **ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for $TA = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1706, $-25^{\circ}C$ to $+85^{\circ}C$ for the UC2706 and $0^{\circ}C$ to $+70^{\circ}C$ for the UC3706; VIN = VC = 20V. TA = TJ.

PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
VIN Supply Current	VIN = 40V		8	10	mA
Vc Supply Current	Vc = 40V, Outputs Low		4	5	mA
Vc Leakage Current	VIN = 0, VC = 30V, No Load		.05	0.1	mA
Digital Input Low Level				0.8	V
Digital Input High Level		2.2			V
Input Current	VI = 0		-0.6	-1.0	mA
Input Leakage	VI = 5V		.05	0.1	mA

**ELECTRICAL CHARACTERISTICS:** Unless otherwise stated, these specifications apply for  $TA = -55^{\circ}C$  to  $+125^{\circ}C$  for the UC1706,  $-25^{\circ}C$  to  $+85^{\circ}C$  for the UC2706 and  $0^{\circ}C$  to  $+70^{\circ}C$  for the UC3706; VIN = VC = 20V. TA = TJ.

PARAMETERS	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Output High Sat., Vc-Vo	Io = -50mA			2.0	V
Output Low Sat., Vo	Io = 50mA			0.4	V
	Io = 500mA			2.5	V
Inhibit Threshold	VREF = 0.5V	0.4		0.6	V
	VREF = 3.5V	3.3		3.7	V
Inhibit Input Current	VREF = 0		-10	-20	μΑ
Analog Threshold	Vcm = 0 to 15V, for the UC2706 and UC3706	100	130	160	mV
	Vcm = 0 to 15V, for the UC1706	80	130	160	mV
Input Bias Current	VcM = 0		-10	-20	μΑ
Thermal Shutdown			155		°C

# TYPICAL SWITCHING CHARACTERISTICS: VIN = VC = 20V, TA = 25°C. Delays measured to 10% output change.

PARAMETERS	TEST CONDITIONS	OU	UNITS		
From Inv. Input to Output:		open 1.0 2.2			nF
Rise Time Delay		110	130	140	ns
10% to 90% Rise		20	40	60	ns
Fall Time Delay		80	90	110	ns
90% to 10% Fall		25	30	50	ns
From N. I. Input to Output:					
Rise Time Delay		120	130	140	ns
10% to 90% Rise		20	40	60	ns
Fall Time Delay		100	120	130	ns
90% to 10% Fall		25	30	50	ns
Vc Cross-Conduction Current Spike Duration	Output Rise	25			ns
	Output Fall	0			ns
Inhibit Delay	Inhibit Ref. = 1V, Inhibit Inv. = 0.5 to 1.5V	250			ns
Analog Shutdown Delay	Stop Non-Inv. = 0V, Stop Inv. = 0 to 0.5V	180			ns

### CIRCUIT DESCRIPTION

#### **Outputs**

The totem-pole outputs have been designed to minimize cross-conduction current spikes while maximizing fast, high-current rise and fall times. Current limiting can be done externally either at the outputs or at the common Vc pin. The output diodes included have slow recovery and should be shunted with high-speed external diodes when driving high-frequency inductive loads.

### Flip/Flop

Grounding pin 7 activates the internal flip-flop to alternate the two outputs. With pin 7 open, the two outputs operate simultaneously and can be paralleled for higher current operation. Since the flip-flop is triggered by the digital input, an off-time of at last 200nsec must be provided to allow the flip/flop to change states. Note that the circuit logic is configured such that the "OFF" state is defined as the outputs low.

#### **Digital Inputs**

With both an inverting and non-inverting input available, either active-high or active-low signals may be accepted. These are true TTL compatible inputs—the threshold is approximately 1.2V with no hysteresis; and external pull-up resistors are not required.

### **Inhibit Circuit**

Although it may have other uses, this circuit is included to eliminate the need for deadband control when driving relatively slow bipolar power transistors. A diode from each inhibit input to the opposite power switch collector will keep one output from turning-on until the other has turned-off. The threshold is determined by the voltage on pin 15 which can be set from 0.5 to 3.5V. When this circuit is not used, ground pin 15 and leave 1 and 16 open.

# **CIRCUIT DESCRIPTION (cont.)**

## **Analog Shutdown**

This circuit is included to get a latched shutdown as close to the outputs as possible, from a time standpoint. With an internal 130mV threshold, this comparator has a common-mode range from ground to (VIN-3V). When not used, both inputs should be grounded. The time required for this circuit to latch is inversely proportional to the amount of overdrive but reaches a minimum of 180nsec. As with the flip-flop, an input off-time of at least 200nsec is required to reset the latch between pulses.

# **Supply Voltage**


With an internal 5V regulator, this circuit is optimized for

use with a 7 to 40V supply; however, with some slight response time degradation, it can also be driven from 5V. When VIN is low, the entire circuit is disabled and no current is drawn from Vc. When combined with a UC1840 PWM, the Driver Bias switch can be used to supply VIN to the UC1706. VIN switching should be fast as if Vc is high, undefined operation of the outputs may occur with VIN less than 5V.


#### **Thermal Considerations**

Should the chip temperature reach approximately 155°C, a parallel, non--inverting input is activated driving both outputs to the low state.


### **APPLICATIONS**




**Power MOSFET Drive Circuit** 



Power MOSFET Drive Circuit Using Negative Bias Voltage and Level Shifting to Ground Referenced PWMs




**Transformer Coupled MOSFET Drive Circuit** 




**Charge Pump Circuits** 


# APPLICATIONS (cont'd)



**Power Bipolar Drive Circuit** 



**Transformer Coupled Push-Pull MOSFET Drive Circuit** 



UC3706 Converts Single Output PWMs to High Current Push-Pull Configuration

www.ti.com

29-May-2025

# **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-89611012A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89611012A
5962-89611012A.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 89611012A
5962-8961101EA	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8961101EA
5962-8961101EA.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8961101EA
UC1706J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1706J
UC1706J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1706J
UC1706J883B	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1706J/883B
UC1706J883B.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1706J/883B
UC1706L	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1706L
UC1706L.A	Active	Production	LCCC (FK)   20	55   TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1706L
UC2706DW	Active	Production	SOIC (DW)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2706DW
UC2706DW.A	Active	Production	SOIC (DW)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2706DW
UC2706J	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-40 to 85	UC2706J
UC2706J.A	Active	Production	CDIP (J)   16	25   TUBE	No	SNPB	N/A for Pkg Type	-40 to 85	UC2706J
UC2706N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	UC2706N
UC2706N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	UC2706N
UC3706DW	Active	Production	SOIC (DW)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3706DW
UC3706DW.A	Active	Production	SOIC (DW)   16	40   TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3706DW
UC3706DWTR	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3706DW
UC3706DWTR.A	Active	Production	SOIC (DW)   16	2000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3706DW
UC3706N	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3706N
UC3706N.A	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3706N
UC3706NG4	Active	Production	PDIP (N)   16	25   TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3706N

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# PACKAGE OPTION ADDENDUM

www.ti.com 29-May-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF UC1706, UC2706, UC2706M, UC3706:

Catalog: UC3706, UC2706

Military: UC2706M, UC1706

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jul-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC3706DWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jul-2025




# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UC3706DWTR	SOIC	DW	16	2000	353.0	353.0	32.0	

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 25-Jul-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-89611012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-89611012A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1706L	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1706L.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC2706DW	DW	SOIC	16	40	507	12.83	5080	6.6
UC2706DW.A	DW	SOIC	16	40	507	12.83	5080	6.6
UC2706N	N	PDIP	16	25	506	13.97	11230	4.32
UC2706N.A	N	PDIP	16	25	506	13.97	11230	4.32
UC3706DW	DW	SOIC	16	40	507	12.83	5080	6.6
UC3706DW.A	DW	SOIC	16	40	507	12.83	5080	6.6
UC3706N	N	PDIP	16	25	506	13.97	11230	4.32
UC3706N.A	N	PDIP	16	25	506	13.97	11230	4.32
UC3706NG4	N	PDIP	16	25	506	13.97	11230	4.32

# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated