

Data sheet acquired from Harris Semiconductor

September 1998 - Revised June 2002

## 8-Input Multiplexer

### **Features**

- Buffered Inputs
- Typical Propagation Delay
  - 6ns at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 50pF$
- Exceeds 2kV ESD Protection MIL-STD-883, Method 3015
- SCR-Latchup-Resistant CMOS Process and Circuit Design
- Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption
- Balanced Propagation Delays
- AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply
- ±24mA Output Drive Current
  - Fanout to 15 FAST™ ICs
  - Drives 50 $\Omega$  Transmission Lines

## Description

The CD74AC151 and 'ACT151 are 8-input digital multiplexers that utilize Advanced CMOS Logic technology. They have three binary control inputs (S0, S1, and S2) and an active-LOW Enable ( $\overline{\rm E}$ ) input. The three binary inputs select 1 of 8 channels. The output is both inverting ( $\overline{\rm Y}$ ) and non-inverting (Y).

## **Ordering Information**


PART NUMBER	TEMP. RANGE ( <sup>o</sup> C)	PACKAGE
CD74AC151E	0 to 70, -40 to 85, -55 to 125	16 Ld PDIP
CD74AC151M96	0 to 70, -40 to 85, -55 to 125	16 Ld SOIC
CD54ACT151F3A	-55 to 125	16 Ld CERDIP
CD74ACT151E	0 to 70, -40 to 85, -55 to 125	16 Ld PDIP
CD74ACT151M96	0 to 70, -40 to 85, -55 to 125	16 Ld SOIC

### NOTES:


- 1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
- Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.

### **Pinout**

CD54ACT151 (CERDIP) CD74AC151, CD74ACT151 (PDIP, SOIC) TOP VIEW



# Functional Diagram



TRUTH TABLE

INPUTS										OUT	PUTS		
Ē	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	I <sub>0</sub>	I <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	I <sub>4</sub>	l <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	Ÿ	Υ
Н	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Х	Н	L
L	L	L	L	L	Х	Х	Х	Х	Х	Х	Х	Н	L
L	L	L	L	Н	Х	Х	Х	Х	Х	Х	Х	L	Н
L	L	L	Н	Х	L	Х	Х	Х	Х	Х	Х	Н	L
L	L	L	Н	Х	Н	Х	Х	Х	Х	Х	Х	L	Н
L	L	Н	L	Х	Х	L	Х	Х	Х	Х	Х	Н	L
L	L	Н	L	Х	Х	Н	Х	Х	Х	Х	Х	L	Н
L	L	Н	Н	Х	Х	Х	L	Х	Х	Х	Х	Н	L
L	L	Н	Н	Х	Х	Х	Н	Х	Х	Х	Х	L	Н
L	Н	L	L	Х	Х	Х	Х	L	Х	Х	Х	Н	L
L	Н	L	L	Х	Х	Х	Х	Н	Х	Х	Х	L	Н
L	Н	L	Н	Х	Х	Х	Х	Х	L	Х	Х	Н	L
L	Н	L	Н	Х	Х	Х	Х	Х	Н	Х	Х	L	Н
L	Н	Н	L	Х	Х	Х	Х	Х	Х	L	Х	Н	L
L	Н	Н	L	Х	Х	Х	Х	Х	Х	Н	Х	L	Н
L	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	L	Н	L
L	Н	Н	Н	Х	Х	Х	Х	Х	Х	Х	Н	L	Н

H = HIGH voltage level, L = LOW voltage level, X = Don't Care

## **Absolute Maximum Ratings**

/
١
١
١
١

### **Thermal Information**

Thermal Resistance (Typical, Note 5)	$\theta_{JA}$ (°C/W)
PDIP Package	67
SOIC Package	73
Maximum Junction Temperature (Plastic Package)	150 <sup>o</sup> C
Maximum Storage Temperature Range6	65°C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C

## **Operating Conditions**

Temperature Range, T <sub>A</sub> 55°C to 125°C
Supply Voltage Range, V <sub>CC</sub> (Note 4)
AC Types
ACT Types
DC Input or Output Voltage, V <sub>I</sub> , V <sub>O</sub> 0V to V <sub>CC</sub>
Input Rise and Fall Slew Rate, dt/dv
AC Types, 1.5V to 3V 50ns (Max)
AC Types, 3.6V to 5.5V
ACT Types, 4.5V to 5.5V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTES:

- 3. For up to 4 outputs per device, add  $\pm 25 \text{mA}$  for each additional output.
- 4. Unless otherwise specified, all voltages are referenced to ground.
- 5. The package thermal impedance is calculated in accordance with JESD 51-7.

## **DC Electrical Specifications**

		1	ST ITIONS	V <sub>CC</sub> 25°C		25°C		25°C		25 <sup>0</sup> C		C TO °C		C TO 5°C	
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(V)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS				
AC TYPES															
High Level Input Voltage	V <sub>IH</sub>	-	-	1.5	1.2	-	1.2	-	1.2	-	V				
				3	2.1	-	2.1	-	2.1	-	V				
				5.5	3.85	-	3.85	-	3.85	-	V				
Low Level Input Voltage	V <sub>IL</sub>	-	-	1.5	-	0.3	-	0.3	-	0.3	V				
				3	-	0.9	-	0.9	-	0.9	V				
				5.5	-	1.65	-	1.65	-	1.65	V				
High Level Output Voltage	VoH	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	1.5	1.4	-	1.4	-	1.4	-	V				
			-0.05	3	2.9	-	2.9	-	2.9	-	V				
			-0.05	4.5	4.4	-	4.4	-	4.4	-	V				
			-4	3	2.58	-	2.48	-	2.4	-	V				
			-24	4.5	3.94	-	3.8	-	3.7	-	V				
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V				
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V				

## DC Electrical Specifications (Continued)

		TEST CONDITIONS		v <sub>cc</sub>	25°C			C TO	-55°C TO 125°C		
PARAMETER	SYMBOL	V <sub>I</sub> (V)	I <sub>O</sub> (mA)	(v)	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
Low Level Output Voltage	$V_{OL}$	V <sub>IH</sub> or V <sub>IL</sub>	0.05	1.5	-	0.1	-	0.1	-	0.1	V
			0.05	3	-	0.1	-	0.1	-	0.1	V
			0.05	4.5	-	0.1	-	0.1	-	0.1	V
			12	3	-	0.36	-	0.44	-	0.5	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	lį	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μА
Quiescent Supply Current MSI	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μА
ACT TYPES											
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	2	-	2	-	V
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	0.8	-	0.8	-	0.8	V
High Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	4.5	-	0.1	-	0.1	-	0.1	V
			24	4.5	-	0.36	-	0.44	-	0.5	V
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V
Input Leakage Current	lį	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μΑ
Quiescent Supply Current MSI	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μΑ
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	Δl <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA

#### NOTES:

- 6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
- 7. Test verifies a minimum  $50\Omega$  transmission-line-drive capability at  $85^{o}C$ ,  $75\Omega$  at  $125^{o}C$ .

## **ACT Input Load Table**

INPUT	UNIT LOAD
I (All)	1
Ē	1
S	1

NOTE: Unit load is  $\Delta I_{CC}$  limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at  $25^{0}C.$ 


## **Switching Specifications** Input $t_r$ , $t_f$ = 3ns, $C_L$ = 50pF (Worst Case)

			-40°C TO 85°C			-55°C TO 125°C			
PARAMETER	SYMBOL	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
AC TYPES					•		•		
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	152	-	-	169	ns
Any Data to Y		3.3 (Note 9)	4.9	-	17.1	4.7	-	18.9	ns
		5 (Note 10)	3.5	-	12.3	3.4	-	13.5	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	169	-	-	186	ns
Any Data to $\overline{Y}$		3.3	5.4	-	19	5.2	-	20.9	ns
		5	3.8	-	13.5	3.7	-	14.9	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	207	-	-	228	ns
Any Select to Y		3.3	6.6	-	23.2	6.4	-	25.5	ns
		5	4.7	-	16.5	4.6	-	18.2	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	223	-	-	245	ns
Any Select to Y		3.3	7.1	-	24.9	6.9	-	27.4	ns
		5	5.1	-	17.8	4.9	-	19.6	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	139	-	-	153	ns
Any Enable to Y		3.3	4.4	-	15.5	4.3	-	17.1	ns
		5	3.1	-	11.1	3.1	-	12.2	ns
Propagation Delay,	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	153	-	-	169	ns
Any Enable to Y		3.3	4.9	-	17.2	4.7	-	18.9	ns
		5	3.5	-	12.3	3.4	-	13.5	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 11)	-	-	120	-	-	120	-	pF
ACT TYPES				•	•		•	•	•
Propagation Delay, Any Data to Y	t <sub>PLH</sub> , t <sub>PHL</sub>	5 (Note 10)	4	-	14.1	3.9	-	15.5	ns
Propagation Delay, Any Data to $\overline{Y}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5	4.4	-	15.4	4.2	-	16.9	ns
Propagation Delay, Any Select to Y	t <sub>PLH</sub> , t <sub>PHL</sub>	5	5.2	-	18.4	5.1	-	20.2	ns
Propagation Delay, Any Select to $\overline{Y}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5	5.6	-	19.6	5.4	-	21.6	ns
Propagation Delay, Any Enable to Y	t <sub>PLH</sub> , t <sub>PHL</sub>	5	3.1	-	11	3	-	12.1	ns
Propagation Delay, Any $\overline{\text{Enable}}$ to $\overline{\text{Y}}$	t <sub>PLH</sub> , t <sub>PHL</sub>	5	3.5	-	12.3	3.4	-	13.5	ns
Input Capacitance	Cl	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	C <sub>PD</sub> (Note 11)	-	-	120	-	-	120	-	pF

### NOTES:

- 8. Limits tested at 100%.
- 9. 3.3V Min at 3.6V, Max at 3V.
- 10. 5V Min at 5.5V, Max at 4.5V.

11.  $C_{PD}$  is used to determine the dynamic power consumption per device. AC:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$ ACT:  $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$  where  $f_i$  = input frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.









FIGURE 2. ENABLE TO OUTPUT PROPAGATION DELAYS



NOTE: For AC Series Only: When  $V_{CC}$  = 1.5V,  $R_L$  = 1k $\Omega$ .

	AC	ACT
Input Level	V <sub>CC</sub>	3V
Input Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	1.5V
Output Switching Voltage, V <sub>S</sub>	0.5 V <sub>CC</sub>	0.5 V <sub>CC</sub>

FIGURE 3. PROPAGATION DELAY TIMES

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated