Specifications Subject to Chapter Institute Service

ICL7126

Single-Chip 3½-Digit Low-Power A/D Converter

FEATURES


- . Guaranteed zero reading for 0 Volts input on all scales
- True polarity at zero for precise null detection
- . 1pA typical input current
- · True differential input and reference
- Direct LCD display drive no external components required
- Pin compatible with the ICL7106
- Low noise less than 15 µV p-p
- On-chip clock and reference
- · Low power dissipation guaranteed less than 1mW
- · No additional active circuits required
- Evaluation Kit available (ICL7126EV/KIT)
- . 8,000 hours typical 9 Volt battery life

GENERAL DESCRIPTION

The Intersil ICL7126 is a high performance, very low power 31/2 digit A/D converter. All the necessary active devices are contained on a single CMOS IC, including seven segment decoders, display drivers, reference, and clock. The 7126 is designed to interface with a liquid crystal display (LCD) and includes a backplane drive. The supply current is 100µA, ideally suited for 9V battery operation.

The 7126 brings together an unprecedented combination of high accuracy, versatility, and true economy. High accuracy, like auto-zero to less than 10 µV, zero drift of less than 1µV/°C, input bias current of 10pA max., and rollover error of less than one count. The versatility of true differential input and reference is useful in all systems, but gives the designer an uncommon advantage when measuring load cells, strain gauges and other bridge-type transducers. And finally the true economy of single power supply operation allows a high performance panel meter to be built with the addition of only 7 passive components and a display.

The ICL7126 can be used as a plug-in replacement for the ICL7106 in a wide variety of applications, changing only the passive components.



39 OSC 2 D1 [C1 E TEST

REF HI 35 REF LO 34 C'REF 33 C'REF G1 ICL7126 F1 C 32 COMMON 31 IN HI D2 [C2 [30 | IN LO 29 | A/Z 28 | BUFF В2 A2 [E2 [27 E INT 26 V 25 G₂ (TENS) D3 🗀 83 □ F3 [□ A3 (Outline dwg DL.JL.PL)

ORDERING INFORMATION

Part	Temp. Range	Package	Order Number	
7126	0°C to +70°C	40-Pin Ceramic DIP	ICL7126CDL	
7126	0°C to +70°C	40-Pin Plastic DIP	ICL7126CPL	
7126	0°C to +70°C	40-Pin CERDIP	ICL7126CJL	
7126 Kit		Evaluation Kits See page 8.	ICL7126EV/KIT	

4

ABSOLUTE MAXIMUM RATINGS

	Ceramic Package 1000mW
Supply Voltage (V ⁺ to V ⁻)	Plastic Package800mW
Analog Input Voltage (either input) (Note 1) V ⁺ to V ⁻	Operating Temperature0°C to +70°C
Reference Input Voltage (either input) V ⁺ to V ⁻	Storage Temperature65°C to +160°C
Clock InputTEST to V	Lead Temperature (Soldering, 60 sec)300°C

Power Dissipation (Note 2)

Note 1: Input voltages may exceed the supply voltages provided the input current is limited to ±100 µA.

Note 2: Dissipation rating assumes device is mounted with all leads soldered to printed circuit board.

*COMMENT: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the devices. This is a stress rating only and functional operation of the devices at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (Note 3)

CHARACTERISTICS	CONDITIONS	MIN	TYP	MAX	UNITS
Zero Input Reading	V _{IN} = 0.0V Full Scale = 200.0mV	-000.0	±000.0	+000.0	Digital Reading
Ratiometric Reading	VIN = VREF VREF = 100mV	999	999/1000	1000	Digital Reading
Rollover Error (Difference in reading for equal positive and negative reading near Full Scale)	-V _{IN} = +V _{IN} ≃ 200.0mV	-1	±.2	+1	Counts
Linearity (Max. deviation from best straight line fit)	Full scale = 200mV or full scale = 2:000V	-1	±.2	+1	Counts
Common Mode Rejection Ratio (Note 4)	V _{CM} = ±1V, V _{IN} = 0V. Full Scale = 200.0mV		50		μV/V
Noise (Pk - Pk value not exceeded 95% of time)	V _{IN} = 0V Full Scale = 200.0mV		15		μV
Leakage Current @ Input	ViN = 0V		1	10	pΑ
Zero Reading Drift	V _{IN} = 0 0° < T _A < 70° C		0.2	. 1	μV/°C
Scale Factor Temperature Coefficient	V _{IN} = 199.0mV 0 < T _A < 70° C (Ext. Ref. 0 ppm/° C)		1	5	ppm/°C
Supply Current (Does not include COMMON current)	V _{IN} = 0 (Note 6)	_	50	100	μΑ
Analog COMMON Voltage (With respect to pos. supply)	250KΩ between Common & pos. Supply	2.4	2.8	3.2	V
Temp. Coeff. of Analog COMMON (with respect to pos. Supply)	250KΩ between Common & pos. Supply		80		ppm/°C
Pk-Pk Segment Drive Voltage (Note 5)	V+ to V- = 9V	4	5	6	V
Pk-Pk Backplane Drive Voltage (Note 5)	V+ to V- = 9V	4	5	6	٧
Power Dissipation Capacitance	vs. Clock Freq.		40		pF

Note 3: Unless otherwise noted, specifications apply at TA = 25°C, fclock = 16kHZ and are tested in the circuit of Figure 1.

Note 4: Refer to "Differential Input" discussion on page 4.

Note 5: Back plane drive is in phase with segment drive for 'off' segment, 180° out of phase for 'on' segment. Frequency is 20 times conversion rate. Average DC component is less then 50mV.

Note 6: During auto zero phase, current is 10-20µA higher. 48kHz oscillator, Figure 2, increases current by 8µA (typ).

TEST CIRCUITS




Figure 1: 7126 Clock Frequency 16kHz. (1 reading/sec)




Figure 2: Clock Frequency 48kHZ. (3 readings/sec)

4

DETAILED DESCRIPTION ANALOG SECTION

Figure 3 shows the Block Diagram of the Analog Section for the ICL7126. Each measurement cycle is divided into three

phases. They are (1) auto-zero (A-Z), (2) signal integrate (INT) and (3) deintegrate (DE).




Figure 3: Analog Section of 7126

1. Auto-zero phase

During auto-zero three things happen. First, input high and low are disconnected from the pins and internally shorted to analog COMMON. Second, the reference capacitor is charged to the reference voltage. Third, a feedback loop is closed around the system to charge the auto-zero capacitor Caz to compensate for offset voltages in the buffer amplifier, integrator, and comparator. Since the comparator is included in the loop, the A-Z accuracy is limited only by the noise of the system. In any case, the offset referred to the input is less then $10\mu V$.

2. Signal Integrate phase

During signal integrate, the auto-zero loop is opened, the internal short is removed, and the internal input high and low are connected to the external pins. The converter then integrates the differential voltage between IN HI and IN LO for a fixed time. This differential voltage can be

within a wide common mode range; within one Volt of either supply. If, on the other hand, the input signal has no return with respect to the converter power supply. IN LO can be tied to analog COMMON to establish the correct common-mode voltage. At the end of this phase, the polarity of the integrated signal is determined.

3. De-integrate phase

The final phase is de-integrate, or reference integrate. Input low is internally connected to analog COMMON and input high is connected across the previously charged reference capacitor. Circuitry within the chip ensures that the capacitor will be connected with the correct polarity to cause the integrator output to return to zero. The time required for the output to return to zero is proportional to the input signal. Specifically the digital reading displayed is $1000 \, {V_{NEC} \choose V_{NEC}}$.

4

Differential Input

The input can accept differential voltages anywhere within the common mode rante of the input amplifier; or specifically from 0.5 Volts below the positive supply to 1.0 Volt above the negative supply. In this range the system has a CMRR of 86 db typical. However, since the integrator also swings with the common mode voltage, care must be exercised to assure the integrator output does not saturate. A worst case condition would be a large positive common-mode voltage with a near full-scale negative differential input voltage. The negative input signal drives the integrator positive when most of its swing has been used up by the positive common mode voltage. For these critical applications the integrator swing can be reduced to less than the recommended 2V full scale swing with little loss of accuracy. The integrator output can swing within 0.3 Volts of either supply without loss of linearity.

Differential Reference

The reference voltage can be generated anywhere within the power supply voltage of the converter. The main source of common mode error is a roll-over voltage caused by the reference capacitor losing or gaining charge to stray capacity on its nodes. If there is a large common mode voltage, the reference capacitor can gain charge (increase voltage) when called up to de-integrate a positive signal but lose charge (decrease voltage) when called up to deintegrate a negative input signal. This difference in reference for (+) or (--) input voltage will give a roll-over error. However, by selecting the reference capacitor large enough in comparison to the stray capacitance, this error can be held to less than 0.5 count for the worst case condition. (See Component Values Selection below.)

Analog COMMON

This pin is included primarily to set the common mode voltage for battery operation or for any system where the input signals are floating with respect to the power supply. The COMMON pin sets a voltage that is approximately 2.8 Volts more negative than the positive supply. This is selected to give a minimum end-of-life battery voltage of about 6V. However, the analog COMMON has some of the attributes of a reference voltage. When the total supply voltage is large enough to cause the zener to regulate (<7V), the COMMON voltage will have a low voltage coefficient (0.001%/%), low




Figure 4: Using an External Reference

output impedance (\approx 15 Ω), and a temperature coefficient typically less than 80ppm/°C.

The limitations of the on-chip reference should also be recognized, however. The reference temperature coefficient (TC) can cause some degradation in performance. Temperature changes of 2 to 8°C, typical for instruments, can give a scale factor error of a count or more. Also the common voltage will have a poor voltage coefficient when the total supply voltage is less than that which will cause the zener to regulate (<TV). These problems are eliminated if an external reference is used, as shown in Figure 4.

Analog COMMON is also used as the input low return during auto-zero and de-integrate. If IN LO is different from analog COMMON, a common mode voltage exists in the system and is taken care of by the excellent CMRR of the converter. However, in some applications IN LO will be set at a fixed known voltage (power supply common for instance). In this application, analog COMMON should be tied to the same point, thus removing the common mode voltage from the converter. The same holds true for the reference voltage. If reference can be conveniently referenced to analog COMMON, it should be since this removes the common mode voltage from the reference system.

Within the IC, analog COMMON is tied to an N channel FET that can sink $100\mu\text{A}$ or more of current to hold the voltage 2.8 Volts below the positive supply (when a load is trying to pull the common line positive). However, there is only $1\mu\text{A}$ of source current, so COMMON may easily be tied to a more negative voltage thus over-riding the internal reference.

Test

The TEST pin serves two functions. It is coupled to the internally generated digital supply through a 500Ω resistor. Thus it can be used as the negative supply for externally

7126
INTERSIL

OFFICIAL POINT
ITEST

TO LCD
DECIMAL POINT
TEST

TO LCD
BACK PLANE

Figure 5: Simple Inverter for Fixed Decimal Point

generated segment drivers such as decimal points or any other presentation the user may want to include on the LCD display. Figures 5 and 6 show such an application. No more than a 1mA load should be applied.




Figure 6: Exclusive 'OR' Gate for Decimal Point Drive

The second function is a "lamp test." When TEST is pulled high (to V^*) all segments will be turned on and the display should read — 1888. The TEST pin will sink about 10mA under these conditions.

Caution: In the lamp test mode, the segments have a constant D-C voltage (no square-wave) and may burn the LCD display if left in this mode for extended periods.

DIGITAL SECTION

Figure 7 shows the digital section for the 7126. An internal digital ground is generated from a 6 Volt Zener diode and a large P channel source follower. This supply is made stiff to absorb the relative large capacitive currents when the back plane (BP) voltage is switched. The BP frequency is the clock frequency divided by 800. For three readings/second this is a 60 Hz square wave with a nominal amplitude of 5 Volts. The segments are driven at the same frequency and amplitude and are in phase with BP when OFF, but out of phase when ON. In all cases neglible d-c voltage exists across the segments. The polarity indication is "ON" for negative analog inputs. If IN LO and IN HI are reversed, this indication can be reversed also, if desired.




Figure 8: Clock Circuits

System Timing

Figure 8 shows the clocking arrangement used in the 7126. Three basic clocking arrangements can be used:

- 1. An external oscillator connected to pin 40.
- 2. A crystal between pins 39 and 40.
- 3. An R-C oscillator using all three pins.

The oscillator frequency is divided by four before it clocks the decade counters. It is then further divided to form the three convert-cycle phases. These are signal integrate (1000




Figure 7: Digital Section

1

counts), reference de-integrate (0 to 2000 counts) and autozero (1000 to 3000 counts). For signals less than full scale, auto-zero gets the unused portion of reference deintegrate. This makes a complete measure cycle of 4,000 (16,000 clock pulses) independent of input voltage. For three readings/second, an oscillator frequency of 48kHZ would be used.

To achieve maximum rejection of 60 Hz pickup, the signal integrate cycle should be a multiple of 60 Hz. Oscillator frequencies of 60kHz, 48kHz, 40kHz, 33-1/3kHz, etc. should be selected. For 50Hz rejection, oscillator frequencies of 66-2/3kHz, 50kHz, 40kHz, etc. would be suitable. Note that 40kHz (2.5 readings/second) will reject both 50 and 60Hz (also 400 and 440Hz).

COMPONENT VALUE SELECTION

1. Integrating Resistor

Both the buffer amplifier and the integrator have a class A output stage with $6\mu A$ of quiescent current. They can supply $\sim 1\mu A$ of drive current with negligible non-linearity. The integrating resistor should be large enough to remain in this very linear region over the input voltage range, but small enough that undue leakage requirements are not placed on the PC board. For 2 Volt full scale, $1.8 M\Omega$ is near optimum and similarly $180 k\Omega$ for a 200.0 mV scale.

2. Integrating Capacitor

The integrating capacitor should be selected to give the maximum voltage swing that ensures tolerance build-up will not saturate the integrator swing (approx. 0.3 Volt from either supply). When the analog COMMON is used as a reference, a nominal ± 2 Volt full scale integrator swing is fine. For three readings/second (48kHz clock) nominal values for CiNT are $0.047\mu F$, for 1/sec (16kHz) $0.15\mu F$. Of course, if different oscillator frequencies are used, these values should be changed in inverse proportion to maintain the same output swing.

The integrating capacitor should have low dielectric absorption to prevent roll-over errors. While other types may be adequate for this application, polypropylene capacitors give undetectable errors at reasonable cost.

At three readings/sec., a 750Ω resistor should be placed in series with the integrating capacitor, to compensate for comparator delay. See App. Note A017 for a description of the need and effects of this resistor.

TYPICAL APPLICATIONS

The 7126 may be used in a wide variety of configurations. The circuits which follow show some of the possibilities,




Figure 9: 7126 using the internal reference. Values shown are for 200.0mV full scale, 3 readings per second, floating supply voltage (9V battery).

3. Auto-Zero Capacitor

The size of the auto-zero capacitor has some influence on the noise of the system. For 200mV full scale where noise is very important, a $0.32\mu\text{F}$ capacitor is recommended. On the 2 Volt scale, a $0.033\mu\text{F}$ capacitor increases the speed of recovery from overload and is adequate for noise on this scale.

4. Reference Capacitor

A $0.1\mu F$ capacitor gives good results in most applications. However, where a large common mode voltage exists (i.e., the REF LO pin is not analog COMMON) and a 200mV scale is used, a larger value is required to prevent roll-over error. Generally $1.0\mu F$ will hold the foll-over error to 0.5 count in this instance.

5. Oscillator Components

For all ranges of frequency a 50pF capacitor is recommended and the resistor is selected from the approximate equation $f \sim \frac{45}{RC}$. For 48kHz clock (3 readings/second), $R = 180 k\Omega$.

6. Reference Voltage

The analog input required to generate full-scale output (2000 counts) is: VIN = 2VREF. Thus, for the 200.0mV and 2.000 Volt scale, VREF should equal 100.0mV and 1.000 Volt, respectively. However, in many applications where the A/D is connected to a transducer, there will exist a scale factor other than unity between the input voltage and the digital reading. For instance, in a weighing system, the designer might like to have a full scale reading when the voltage from the transducer is 0.682V. Instead of dividing the input down to 200.0mV, the designer should use the input voltage directly and select VREF = 0.341V. A suitable value for integrating resistor would be $330k\Omega$. This makes the system slightly quieter and also avoids the necessity of a divider network on the input. Another advantage of this system occurs when a digital reading of zero is desired for $V_{IN} \neq 0$. Temperature and weighting systems with a variable tare are examples. This offset reading can be conveniently generated by connecting the voltage transducer between IN HI and COMMON and the variable (or fixed) offset voltage between COMMON and IN LO.

and serve to illustrate the exceptional versatility of these A/D converters.




Figure 10: 7126 with an external band-gap reference (1.2V type). IN LO is tied to COMMON, thus establishing the correct common mode voltage. COMMON acts as a pre-regulator for the reference. Values shown are for 1 reading per second.

TYPICAL APPLICATIONS (Contd.)




Figure 11: Recommended component values for 2.000V full scale, 3 readings per second. For 1 reading per second, delete 750 Ω resistor, change Cint, Rosc to values of Fig. 10.




Figure 12: 7126 with Zener diode reference. Since low T.C. zeners have breakdown voltages ~6.8V, diode must be placed across the total supply (10V). As in the case of Figure 11, IN LO may be tied to COMMON.






Figure 13: 7126 operated from single +5V supply. An external reference must be used in this application, since the voltage between V⁺and V⁻ is insufficient for correct operation of the internal reference.




Figure 14: 7126 measuring ratiometric values of Quad Load Cell. The resistor values within the bridge are determined by the desired sensitivity.




Figure 15: 7126 used as a digital centigrade thermometer. A silicon diode-connected transistor has a temperature coefficient of about -2mV°C. Calibration is achieved by placing the sensing transistor in ice water and adjusting the zeroing potentiometer for a 000.0 reading. The sensor should then be placed in boiling water and the scale-factor potentiometer adjusted for 100.0 reading.




Figure 16: Circuit for developing Underrange and Overrange signals from 7126 outputs.

*Values depend on clock frequency. See Figure 9, 10, 11.

TYPICAL APPLICATIONS (Contd.)




Figure 17: AC to DC Converter with 7126. Test is used as a common mode reference level to ensure compatibility with most op-amps.

APPLICATION NOTES

A016 "Selecting A/D Converters," by David Fullagar

A017 "The Integrating A/D Converter," by Lee Evans
A018 "Do's and Don'ts of Applying A/D Converters," by Peter Bradshaw and Skip Osgood

A019 "41/2-Digit Panel Meter Demonstrator/Instrumentation Boards," by Michael Dufort.

A023 "Low Cost Digital Panel Meter Designs," by David Fullagar and Michael Dufort.

A032 "Understanding the Auto-Zero and Common Mode Performance of the ICL7106 Family," by Peter Bradshaw

A046 "Building a Battery-Operated Auto Ranging DVM with the ICL7106," by Larry Goff

7126 EVALUATION KITS

After purchasing a sample of the 7126, the majority of users will want to build a simple voltmeter. The parts can then be evaluated against the data sheet specifications, and tried out in the intended application.

To facilitate evaluation of this unique circuit, Intersil is offering a kit which contains all the necessary components to build a 3½ digit panel meter. With the ICL7126EV/KIT and the small number of additional components required, an engineer or technician can have the system "up and running" in about half an hour. The kit contains a circuit board, a display (LCD), passive components, and miscellaneous hardware.