

HD74HC273

Octal D-type Flip-Flops (with Clear)

REJ03D0604-0300 Rev.3.00 Mar 25, 2009

Description

This device contains 8 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the low to high transition of the clock input. The clear input when low, sets all outputs to a low state.

Features

• High Speed Operation: t_{pd} (Clock to Q) = 18 ns typ ($C_L = 50 \text{ pF}$)

• High Output Current: Fanout of 10 LSTTL Loads

• Wide Operating Voltage: $V_{CC} = 2 \text{ to } 6 \text{ V}$

• Low Input Current: 1 µA max

• Low Quiescent Supply Current: I_{CC} (static) = 4 μ A max (Ta = 25°C)

• Ordering Information

Part Name	Package Type	Package Code (Previous Code)	Package Abbreviation	Taping Abbreviation (Quantity)	
HD74HC273P	DILP-20 pin	PRDP0020AC-B (DP-20NEV)	Р	_	
HD74HC273FPEL	SOP-20 pin (JEITA)	PRSP0020DD-B (FP-20DAV)	FP	EL (2,000 pcs/reel)	
HD74HC273RPEL	SOP-20 pin (JEDEC)	PRSP0020DC-A (FP-20DBV)	RP	EL (1,000 pcs/reel)	
HD74HC273TELL	D74HC273TELL TSSOP-20 pin		Т	ELL (2,000 pcs/reel)	


Note: Please consult the sales office for the above package availability.

Function Table


	Output		
Clear	Clock	Q	
L	X	X	L
Н		Н	Н
Н		L	L
Н	L	X	No change
Н	_	X	No change

Note 1. H: high level, L: low level, X: irrelevant

Pin Arrangement



Logic Diagram



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Supply voltage range	V _{CC}	-0.5 to 7.0	V
Input / Output voltage	V_{IN}, V_{OUT}	-0.5 to V _{CC} +0.5	V
Input / Output diode current	I _{IK} , I _{OK}	±20	mA
Output current	Io	±25	mA
V _{CC} , GND current	I _{CC} or I _{GND}	±50	mA
Power dissipation	P _T	500	mW
Storage temperature	Tstg	-65 to +150	°C

Note: The absolute maximum ratings are values, which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

Recommended Operating Conditions

Item	Symbol	Ratings	Unit	Conditions
Supply voltage	V _{CC}	2 to 6	V	
Input / Output voltage	V _{IN} , V _{OUT}	0 to V _{CC}	V	
Operating temperature	Та	-40 to 85	°C	
		0 to 1000		V _{CC} = 2.0 V
Input rise / fall time*1	t _r , t _f	0 to 500	ns	V _{CC} = 4.5 V
		0 to 400		$V_{CC} = 6.0 \text{ V}$

Notes: 1. This item guarantees maximum limit when one input switches. Waveform: Refer to test circuit of switching characteristics.

Electrical Characteristics


ltom	Cumbal	V 00	Т	a = 25°	С	Ta = -40	to+85°C	Unit	Test Conditions	
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit		
		2.0	1.5		_	1.5	_			
	V_{IH}	4.5	3.15	_	_	3.15	_	V		
Input voltage		6.0	4.2	_	_	4.2	_			
input voltage		2.0	_	_	0.5	_	0.5			
	V_{IL}	4.5	_	_	1.35	_	1.35	V		
		6.0	_	_	1.8	_	1.8			
		2.0	1.9	2.0	_	1.9	_			
	V _{OH}	4.5	4.4	4.5	_	4.4	_	V	$Vin = V_{IH} \text{ or } V_{IL}$ $I_{OH} = -4 \text{ m/s}$	$I_{OH} = -20 \mu A$
		6.0	5.9	6.0	_	5.9	_			
		4.5	4.18	_		4.13	_			$I_{OH} = -4 \text{ mA}$
Output voltage		6.0	5.68	_	_	5.63	_			$I_{OH} = -5.2 \text{ mA}$
Output voltage	V _{OL}	2.0	_	0.0	0.1	_	0.1		Vin = V _{IH} or V _{IL}	
		4.5	_	0.0	0.1	_	0.1			$I_{OL} = 20 \mu A$
		6.0	_	0.0	0.1	_	0.1	V		
		4.5	_	_	0.26	_	0.33			$I_{OL} = 4 \text{ mA}$
		6.0	_	_	0.26	_	0.33			$I_{OL} = 5.2 \text{ mA}$
Off-state output current	I _{OZ}	6.0	1	1	±0.5	_	±5.0	μΑ	$\begin{aligned} \text{Vin} &= \text{V}_{\text{IH}} \text{ or } \text{V}_{\text{IL}}, \\ \text{Vout} &= \text{V}_{\text{CC}} \text{ or } \text{G} \end{aligned}$	ND
Input current	lin	6.0	_		±0.1		±1.0	μΑ	Vin = V _{CC} or GN	ID
Quiescent supply current	I _{CC}	6.0	_	_	4.0	_	40	μΑ	Vin = V _{CC} or GN	ID, lout = $0 \mu A$

Switching Characteristics


 $(C_L = 50 \text{ pF, Input } t_r = t_f = 6 \text{ ns})$

11	0	V 00	Т	a = 25°	С	$Ta = -40 \text{ to } +85^{\circ}C$		11!1	Total Occupied
Item	Symbol	V _{CC} (V)	Min	Тур	Max	Min	Max	Unit	Test Conditions
		2.0	-	_	6	_	5		
Maximum clock frequency	f _{max}	4.5	_	_	30	_	24	MHz	
rrequericy		6.0	_	_	35	_	28		
		2.0	_	_	145	_	180		
	t _{PHL}	4.5	_	18	29	_	36	ns	Clock to Q
		6.0	_	_	25	_	31		
Dranauation dalay		2.0	_	_	145	_	180		
Propagation delay time	t _{PLH}	4.5	_	18	29	_	36	ns	
uiiie		6.0	_	_	25	_	31		
		2.0	_	_	145	_	180		
	t _{PHL}	4.5	_	15	29	_	36	ns	Clear to Q
		6.0	_	_	25	_	31		
	t _{su}	2.0	100	_	_	125	_	ns	Data to clock
Setup time		4.5	20	2	_	25	_		
		6.0	17	_	_	21	_		
	t _h	2.0	5	_	_	5	_	ns	Clock to data
Hold time		4.5	5	0	_	5	_		
		6.0	5	1	_	5	_		
		2.0	100	1	_	125	_		
Removal time	t _{rem}	4.5	20	-1	_	25	_	ns	Clear to clock
		6.0	17	1	_	21	_		
		2.0	80	1	_	100	_		
Pulse width	t _w	4.5	16	8	_	20	_	ns	Clock, clear
		6.0	14	_	_	17	_		
Output rise/fall time	t	2.0	_	_	75	_	95		
	t _{TLH} t _{THL}	4.5		5	15	_	19	ns	
		6.0	_	_	13	_	16		
Input capacitance	Cin	_	_	5	10	_	10	pF	


Test Circuit





Waveforms




Package Dimensions









Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect of the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510