
# CD74HCT4514, CD74HCT4515 4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SCHS314C - MAY 2002 - REVISED MAY 2003



### description/ordering information

The CD74HCT4514 and CD74HCT4515 are high-speed silicon-gate devices consisting of a 4-bit strobed latch and a 4-line to 16-line decoder. The selected output is enabled by a low on the enable ( $\overline{E}$ ) input. A high on  $\overline{E}$  inhibits selection of any output. Demultiplexing is accomplished by using  $\overline{E}$  as the data input and the select inputs (A0–A3) as addresses.  $\overline{E}$  also serves as a chip select when these devices are cascaded.

When the latch enable ( $\overline{\text{LE}}$ ) is high, the output follows changes in the inputs (see decode function table). When  $\overline{\text{LE}}$  is low, the output is isolated from changes in the input and remains at the level (high for the '4514, low for the '4515) it had before the latch was enabled.

### ORDERING INFORMATION

TA	PACKAGET		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–55°C to 125°C	PDIP – F	Tube	CD74HCT4514E	CD74HCT4514E
-55 C to 125 C	0 125°C   PDIP = E	Tube	CD74HCT4515E	CD74HCT4515E

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




### DECODE FUNCTION TABLE (LE = H)

_	D	ECODE	R INPUT	s	ADDRESSED OUTPUT CD74HCT4514 = H
Ē	А3	A2	<b>A</b> 1	Α0	CD74HC14514 = H CD74HCT4515 = L
L	L	L	L	L	Y0
L	L	L	L	Н	Y1
L	L	L	Н	L	Y2
L	L	L	Н	Н	Y3
L	L	Н	L	L	Y4
L	L	Н	L	Н	Y5
L	L	Н	Н	L	Y6
L	L	Н	Н	Н	Y7
L	Н	L	L	L	Y8
L	Н	L	L	Н	Y9
L	Н	L	Н	L	Y10
L	Н	L	Н	Н	Y11
L	Н	Н	L	L	Y12
L	Н	Н	L	Н	Y13
L	Н	Н	Н	L	Y14
L	Н	Н	Н	Н	Y15
Н	Х	Х	Х	Х	All outputs = L, CD74HCT4514 All outputs = H, CD74HCT4515

H = high, L = low, X = don't care

### logic diagram (positive logic)



### CD74HCT4514, CD74HCT4515 4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SCHS314C - MAY 2002 - REVISED MAY 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	0.5 \	√ to 7 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1)	:	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>CC</sub> ) (see Note 1)		±20 mA
Continuous output drain current per output, $I_O$ ( $V_O = 0$ to $V_{CC}$ )		±25 mA
Continuous output source or sink current per output, $I_O(V_O = 0 \text{ to } V_{CC})$	:	±25 mA
Continuous current through V <sub>CC</sub> or GND		±50 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	(	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		265°C
Storage temperature range, T <sub>stq</sub>	-65°C to	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions (see Note 3)

		T <sub>A</sub> = 2	25°C	T <sub>A</sub> = −55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
Vcc	Supply voltage	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage	2		2		2		V
V <sub>IL</sub>	Low-level input voltage		0.8		0.8		0.8	V
٧I	Input voltage	0	VCC	0	VCC	0	VCC	V
٧o	Output voltage	0	VCC	0	VCC	0	VCC	V
Δt/Δν	Input transition rise or fall rate		500		500		500	ns

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	T <sub>A</sub> = 25°C		T <sub>A</sub> = -55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
				MIN	MAX	MIN	MAX	MIN	MAX	
\/o	VI = VIH or VIL	I <sub>OH</sub> = -20 μA	ιA 4.5 V			4.4		4.4		V
VOH	vi = viH or viF	I <sub>OH</sub> = -4 mA	4.5 V	3.98		3.7		3.84		V
\/o:	VI = VIH or VIL	I <sub>OL</sub> = 20 μA	4.5 V		0.1		0.1		0.1	V
VOL	AL = AIH OLAIL	I <sub>OL</sub> = 4 mA	4.5 V		0.26		0.4		0.33	
lį	$V_I = V_{CC}$ or 0		5.5 V		±0.1		±1		±1	μΑ
Icc	$V_I = V_{CC}$ or 0,	I <sub>O</sub> = 0	5.5 V		8		160		80	μΑ
∆lCC <sup>‡</sup>	One input at V <sub>CC</sub> – 2.1 V,	Other inputs at 0 or V <sub>CC</sub>	4.5 V to 5.5 V		360		490		450	μΑ
C <sub>i</sub>					10		10		10	pF

 $<sup>\</sup>stackrel{+}{+}$  Additional quiescent supply current per input pin, TTL inputs high, 1 unit load. For dual-supply systems, theoretical worst-case (V<sub>I</sub> = 2.4 V, V<sub>CC</sub> = 5.5 V) specification is 1.8 mA.



NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51-3.

### CD74HCT4514, CD74HCT4515 4-LINE TO 16-LINE DECODERS/DEMULTIPLEXERS WITH INPUT LATCHES

SCHS314C - MAY 2002 - REVISED MAY 2003

#### **HCT INPUT LOADING TABLE**

INPUT	UNIT LOAD
A0-A3	0.15
LE	0.85
Ē	0.3

Unit load is  $\Delta I_{CC}$  limit specified in electrical characteristics table (e.g., 360  $\mu A$  max at 25°C).

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 4.5 V, $C_L$ = 15 pF (unless otherwise noted) (see Figure 1)

		T <sub>A</sub> = 2	25°C	T <sub>A</sub> = −55°C TO 125°C		T <sub>A</sub> = -40°C TO 85°C		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>W</sub>	Pulse duration, LE high	30		45		38		ns
t <sub>su</sub>	Setup time, data before LE↓	20		30		25		ns
t <sub>h</sub>	Hold time, data after LE↓	5		5		5		ns

# switching characteristics over recommended operating free-air temperature range, $V_{CC} = 4.5 \text{ V}$ (unless otherwise noted) (see Figure 1)


PARAMETER	FROM TO LOAD ARAMETER (INPUT) (OUTPUT) CAPACITANCE		T <sub>A</sub> = 2	25°C	T <sub>A</sub> = -		T <sub>A</sub> = -		UNIT							
	(1141 01)	(0011 01)	MIN		MAX	MIN	MAX	MIN	MAX							
	A0-A3				55		83		69							
t <sub>pd</sub>	LE	Y	Y	Y	C <sub>L</sub> = 50 pF		50		75		63	ns				
	Ē													40		60
t <sub>t</sub>		Y	C <sub>L</sub> = 50 pF		15		22		19	ns						

### operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TYP	UNIT
C <sub>pd</sub>	Power dissipation capacitance	75	pF



### PARAMETER MEASUREMENT INFORMATION



NOTES: A. C<sub>L</sub> includes probe and test-fixture capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub> = 6 ns.
- D. For clock inputs,  $f_{\text{max}}$  is measured with the input duty cycle at 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- G.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- H. tplH and tpHL are the same as tpd.

Figure 1. Load Circuit and Voltage Waveforms



### N (R-PDIP-T24)

### PLASTIC DUAL-IN-LINE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-010

### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

### **24 PIN SHOWN**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-011
- D. Falls within JEDEC MS-015 (32 pin only)



### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated