

LM48557

Boomer® Audio Power Amplifier Series

Mono, Bridge-Tied Load, Ceramic Speaker Driver with I²C Volume Control and Reset

General Description

The LM48557 is a single supply, mono, ceramic speaker driver with an integrated charge-pump, designed for portable devices, such as cell phones and portable media players, where board space is at a premium. The LM48557 charge pump allows the device to deliver 5.8V_{RMS} from a single 4.2V supply.

The LM48557 features high power supply rejection ratio (PSRR), 80dB at 217Hz, allowing the device to operate in noisy environments without additional power supply conditioning. Flexible power supply requirements allow operation from 2.7V to 4.5V. The LM48557 features an active low reset input that reverts the device to its default state. Additionally, the LM48557 features a 36-step $\rm l^2C$ volume control and mute function. The low power Shutdown mode reduces supply current consumption to $0.01\mu A$.

The LM48557's superior click and pop suppression eliminates audible transients on power-up/down and during shutdown. The LM48557 is available in an ultra-small 16-bump micro SMD package (1.965mmx1.965mm).

Key Specifications

■ Output Voltage at $V_{DD} = 4.2V$ $R_1 = 1\mu F + 22\Omega$, THD+N ≤ 1%

 $5.8V_{RMS}$ (typ)

August 6, 2009

 Quiescent Power Supply Current at 4.2V

5mA (typ)

■ PSRR at 217Hz

80dB (typ)

Shutdown current

0.01µA (typ)

Features

- Integrated Charge Pump
- Bridge-tied Load Output
- Differential Input
- High PSRR
- I²C Volume and Mode Control
- Reset Input
- Advanced Click-and-Pop Suppression
- Low Supply Current
- Minimum external components
- Micro-power shutdown
- Available in space-saving 16-bump micro SMD package

Applications

- Mobile phones
- PDAs
- Notebook Electronic Devices
- MP3 Players

Boomer® is a registered trademark of National Semiconductor Corporation.


Typical Application +2.7V to +4.5V C_s2 PV_{DD} SVDD- C_{IN} OUT-VOLUME AUDIO INPUT CONTROL OUT+ CIN VCM +1.7V to +4.5V I²CV_{DD} SDA I2C INTERFACE CHARGE PUMP RESET C1P C1N PGND SGND CPVSS

FIGURE 1. Typical Audio Amplifier Application Circuit

C1

30098103

Connection Diagrams



Top View Order Number LM48557TL See NS Package Number TLA1611A

Ordering Information

Order Number	Package DWG #		Transport Media	MSL Level	Green Status
LM48557TL	16-Bump micro SMD	TLA1611A	250 units on tape and reel	1	RoHS & no Sb/Br
LM48557TLX	16-Bump micro SMD	TLA1611A	3000 units on tape and reel	1	RoHS & no Sb/Br

30098112

Bump Descriptions

Bump	Name	Description
A1	SV _{DD}	Signal Power Supply
A2	SGND	Signal Ground
A3	VCM	Common Mode Sense Input
A4	IN-	Amplifier Inverting input
B1	OUT-	Amplifier Inverting output
B2	OUT+	Amplifier Non-Inverting Output
В3	RESET	Active Low Reset Input. Connect to V_{DD} for normal operation. Toggle between V_{DD} and GND to reset the device.
B4	IN+	Amplifier Non-Inverting Input
C1	CPV _{SS}	Charge Pump Output
C2	SCL	I ² C Serial Clock Input
C3	SDA	I ² C Serial Data Input
C4	I ² CV _{DD}	I ² C Supply Voltage
D1	C1N	Charge Pump Flying Capacitor Negative Terminal
D2	PGND	Power Ground
D3	C1P	Charge Pump Flying Capacitor Positive Terminal
D4	PV _{DD}	Power Supply

63°C/W

Absolute Maximum Ratings (Notes 1, 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (Note 1) 5.25VStorage Temperature -65°C to $+150^{\circ}\text{C}$ Input Voltage -0.3V to V_{DD} +0.3VPower Dissipation (Note 3) Internally Limited (Note 4) 2kV

ESD Rating-Machine Model

(Note 5) 150V Junction Temperature 150°C

Thermal Resistance

θ_{JA} (typ) - (TLA1611A)

Soldering Information

See AN-1112 "Micro SMD Wafer Level Chip Scale Package."

Operating Ratings

Temperature Range

 $T_{MIN} \le T_A \le T_{MAX}$ $-40^{\circ}C \le T_A \le +85^{\circ}C$

Supply Voltage

 I^2CV_{DD} 1.7 $V \le I^2CV_{DD} \le 4.5V$

Electrical Characteristics V_{DD} = 4.2V (Notes 1, 2)

The following specifications apply for $A_V = 6dB$, $R_L = 1\mu F + 22\Omega$, $C1 = 2.2\mu F$, $C2 = 2.2\mu F$, f = 1kHz, unless otherwise specified. Limits apply for $T_A = 25^{\circ}C$.

				LM48557			
Symbol	Parameter	Conditions	Min	Тур	Max	Units	
			(Note 7)	(Note 6)	(Note 7)	*	
V _{DD}	Supply Voltage Range		2.7		4.5	٧	
I ² CV _{DD}	I ² C Supply Voltage Range		1.7		4.5	٧	
I _{DD}	Quiescent Power Supply Current	$V_{IN} = 0V, R_L = \infty$		5	8	mA	
I _{SD}	Shutdown Current	Shutdown Enabled		0.01	1	μΑ	
IV. I	Differential Output Offset	$V_{IN} = 0V, A_V = 0dB$		3	12	mV	
IV _{OS} I	Voltage	$V_{IN} = 0V, A_V = 48dB$		40	160	mV	
V _{IH}	Logic High Input Threshold	$\overline{\text{RESET}}$, $V_{DD} = 2.7V$ to 4.5V	1.4			٧	
V _{IL}	Logic Low Input Threshold	$\overline{\text{RESET}}$, $V_{DD} = 2.7V$ to 4.5V			0.4	V	
	Onin	Minimum Gain Setting Volume Control = 000001	-25.5	-25	-24.5	dB	
A _V	A _V Gain	Maximum Gain Setting Volume Control = 111111	47	48	49	dB	
A _{V(MUTE)}	Mute Attenuation	Volume Control = 000000		-90		dB	
R _{IN}	Input Resistance		1	3		MΩ	
V _{IN}	Common Mode Input Voltage Range		-1		1	V _{P-P}	
		$R_L = 1\mu F + 22\Omega$, THD+N = 1%	•	•			
			5.5	5.8		V _{RMS}	
		f = 1kHz	15.6	16.4		V _{P-P}	
V_{O}	Output Voltage	f = 5kHz		4.0		V _{RMS}	
		$R_L = 2.2\mu F + 10\Omega$, THD+N = 1%					
		f = 1kHz		5.6		V_{RMS}	
		f = 5kHz		2.9		V _{RMS}	
THD+N	Total Harmonic Distortion + Noise	$V_O = 4V_{RMS}$, $f = 1kHz$, $A_V = 48dB$		0.05		%	

				LM48557		
Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 7)	(Note 6)	(Note 7)	
		$V_{DD} = 4.2V + 200 \text{mV}_{\text{P-P}} \text{ (sine)},$ Inputs AC GND, $C_{\text{IN}} = 0.1 \mu\text{F}$, $A_{\text{V}} = 0 \text{dB}$				
		f _{RIPPLE} = 217Hz		80		dB
PSRR	Power Supply Rejection Ratio	f _{RIPPLE} = 1kHz		80		dB
(Figure 2)	$V_{DD} = 4.2V + 200 \text{mV}_{\text{P-P}} \text{ (sine)},$ Inputs AC GND, $C_{\text{IN}} = 0.1 \mu\text{F}$, $A_{\text{V}} = 48 \text{dB}$					
		f = 1kHz	15	40		dB
		f = 5kHZ		40		dB
	Common Mode Rejection Ratio	$V_{CM} = 200 \text{mV}_{P-P} \text{ (sine)},$ $C_{IN} = 0.1 \mu\text{F}, A_V = 48 \text{dB}$				
CMRR	(Figure 3)	f _{RIPPLE} = 500Hz	16	36		dB
		f _{RIPPLE} = 1kHz		37		dB
f _{SW}	Charge Pump Switching Frequency		230	300	370	kHz
SNR	Signal To Noise Ratio	$V_{OUT} = 5V_{RMS}$, $f = 1kHz$ $A_V = 48dB$		74		dB
0	Outrut Naina	A _V = 0dB, A-Weighted Filter		20	30	μV
∈os	Output Noise	A _V = 48dB, A-weighted Filter		1		mV
T _{WU}	Wake Up Time	From shutdown		5		ms

				LM48557		_
Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 7)	(Note 6)	(Note 7)	
V _{IH}	Logic Input High Threshold	SDA, SCL	0.7 x I ² CV _{DD}			V
V _{IL}	Logic Input Low Threshold	SDA, SCL			0.3 x I ² CV _{DD}	V
V _{OL}	Logic Output Low Threshold	SDA, I _{SDA} = 3.6mA			0.35	V
I _{OH}	Logic Output High Current	SDA, SCL, I ² CV _{DD} = 4.5V			2	μA
	SCL Frequency				400	kHz
6	SDA Setup Time		100			ns
5	SDA Stable Time		0	250	900	ns
1	Start Condition Time		100			ns
7	Stop Condition Time		100			ns

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Operating Ratings is not implied. The Operating Ratings indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Operating Ratings* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6: Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the Operation Rating at the time of product characterization and are not guaranteed.

Note 7: Datasheet min/max specification limits are guaranteed by test or statistical analysis.




FIGURE 2. PSRR Test Circuit






FIGURE 3. CMRR Test Circuit


Typical Performance Characteristics






30098132

THD+N vs Output Voltage $Z_L = 1\mu F + 22\Omega$, $A_V = 0dB$




30098126

Power Consumption vs Output Voltage $V_{DD} = 3.6V, \, Z_L = 1 \mu F + 22 \Omega$




30098128

THD+N vs Frequency V_{DD} = 4.2V, Z_L = 1 μ F + 22 Ω A_V = 48dB




30098133

Output Voltage vs Frequency V_{DD} = 4.2V, Z_L = 1 μ F + 22 Ω THD+N = 1%




30098127


Power Consumption vs Output Voltage $V_{DD} = 4.2 V, \, Z_L = 1 \mu F + 22 \Omega \label{eq:power_power}$




(Tano)

30098129






Output Voltage vs Supply Voltage $Z_L = 1 \mu F + 22 \Omega, \, THD + N = 1\%$




Charge Pump Output Voltage vs Load Current $V_{\text{DD}} = 4.2 \text{V}$




30098171

PSRR vs Frequency $V_{DD} = 4.2V$, $V_{RIPPLE} = 200 \text{mV}_{P-P}$



Supply Current vs Supply Voltage No Load



30098131

Application Information

I²C COMPATIBLE INTERFACE

The LM48557 is controlled through an I²C compatible serial interface that consists of a serial data line (SDA) and a serial clock (SCL). The clock line is uni-directional. The data line is bi-directional (open drain). The LM48557 and the master can communicate at clock rates up to 400kHz. Figure 4 shows the I²C interface timing diagram. Data on the SDA line must be stable during the HIGH period of SCL. The LM48557 is a transmit/receive slave-only device, reliant upon the master to generate the SCL signal. Each transmission sequence is framed by a START condition and a STOP condition (Figure 5). Each data word, device address and data, transmitted over the bus is 8 bits long and is always followed by an acknowledge pulse (Figure 6). The LM48557 device address is 11011110

I2C BUS FORMAT

The I²C bus format is shown in Figure 6. The START signal, the transition of SDA from HIGH to LOW while SCL is HIGH, is generated, alerting all devices on the bus that a device address is being written to the bus.

The 7-bit device address is written to the bus, most significant bit (MSB) first, followed by the R/W bit. Set $R/\overline{W}=0$; the LM48557 is a WRITE-ONLY device and will not respond to

 $R/\overline{W}=1$. In other words, the LM48557 will not issue an ACK when $R/\overline{W}=1$. Each address bit is latched in on the rising edge of the clock. Each address bit must be stable while SCL is HIGH. After the last address bit is transmitted, the master device releases SDA, during which time, an acknowledge clock pulse is generated by the LM48557. If the LM48557 receives the correct address, the device pulls the SDA line low, generating an acknowledge bit (ACK).

Once the master device registers the ACK bit, the 8-bit register data word is sent. Each data bit should be stable while SCL is HIGH. The LM48557 has two registers, Mode Control and Volume Control. The register address and register data are combined into a single byte, the most significant bit (MSB) indicates which register is being addressed. To address the Mode Control register, set the MSB of the data byte to 0, followed by seven bits of register data. To address the Volume Control register, set the MSB of the data byte to 1, followed by seven bits of register data. After the 8-bit register data word is sent, the LM48557 sends another ACK bit. The LM48557 supports single and multi-byte write operations, any number of data bytes can be transmitted to the device between START and STOP conditions. Following the acknowledgement of the last register data word, the master issues a STOP bit, allowing SDA to go high while SCL is high.




FIGURE 4. I²C Timing Diagram




FIGURE 5. Start and Stop Diagram




FIGURE 6. Example Write Sequence

TABLE 1. Device Address

	B7	В6	B5	B4	В3	B2	B1	B0 R/W
Device Address	1	1	0	1	1	1	1	0

TABLE 2. Control Registers

Register Name	В7	В6	B5	B4	В3	B2	B1	B0
Mode Control	0	0	0	0	0	0	MUTE	SHDN
Volume Control	1	0	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0

TABLE 3. Mode Control Registers

BIT	NAME	VALUE	DESCRIPTION	DEFAULT SETTING	
В0	SHDN	0	Shutdown mode	0	
БО	אוטחפ	1	Normal operation		
D4	MILTE	0	Normal operation	0	
B1	MUTE	1	Device mute, A _V = -90dB.	0	
B2	RESERVED*	Х	Unused, Set to 0	0	
В3	RESERVED*	Х	Unused, Set to 0	0	
B4	TESTMODE	0	Set B4 to 0. B4 = 1 enables TESTMODE. See TESTMODE section.	0	
B5	RESERVED*	Х	Unused, Set to 0	0	
В6	RESERVED*	Х	Unused, Set to 0	0	
В7	REGISTER ADDRESS	0	Set to 0 to access Mode Control register	0	

^{*}RESERVED bits are Don't Cares and are ignored by the device. The state of the RESERVED bits does not affect device operation.

TABLE 4. Volume Control Registers

BIT	NAME	VALUE	DESCRIPTION	DEFAULT SETTING
B0:B5	VOL0:VOL5	See Volume Control Table	Controls amplifier gain/attenuation	0
B6	RESERVED*	Х	Unused, Set to 0	0
B7	REGISTER ADDRESS	1	Set to 1 to access Volume Control register	1

^{*}RESERVED bits are Don't Cares and are ignored by the device. The state of the RESERVED bits does not affect device operation.

SINGLE AND MULTI-BYTE WRITE OPERATION

The LM48557 supports both single-byte and multi-byte write operations. A single-byte write operation begins with the master device transmitting a START condition followed by the device address (Figure 7). After receiving the correct device address, the LM48557 generates an ACK bit. The master device transmits the register data byte, after which the LM48557 generates and ACK bit. Following the ACK, the master issues a STOP condition, completing the singly-byte data transfer.

A multi-byte write operation is similar to a single-byte operation, the master device issues a START condition and device

address, and the LM48557 responds with an ACK (Figure 8). The master device then transmits the first data byte. Following the LM48557's ACK, the master device does not issue a STOP condition, transmitting a second data byte instead. The LM48557 responds with an ACK bit. The master device can continue to issue data bytes, and the LM48557 will respond with an ACK, until a STOP condition is issued. Once a STOP condition is issued, the LM48557 ignores the I²C bus until the master issues the LM48557's device address.




FIGURE 7. Single-Byte Write Example



FIGURE 8. Multi-Byte Write Example

GENERAL AMPLIFIER FUNCTION

The LM48557 is a fully differential ceramic speaker driver that utilizes National's inverting charge pump technology to deliver over $5.8V_{RMS}$ to a $1\mu F$ ceramic speaker while operating from a single 4.2V supply. The low noise, inverting charge pump generates a negative supply voltage (CPV_{SS}) from the

positive supply voltage (PV_{DD}). The LM48557 takes advantage of the increased head room created by the charge pump and the bridge-tied load (BTL) architecture, delivering significantly more voltage than a single-ended, single-supply amplifier to the speaker.

TABLE 5. Volume Control Table

VOLUME STEP	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0	GAIN (dB)
1 (MUTE)	0	0	0	0	0	0	-90
2	0	0	0	0	0	1	-25
3	0	0	0	0	1	0	-22
4	0	0	0	0	1	1	-19
5	0	0	0	1	0	0	-16
6	0	0	0	1	0	1	-13
7	0	0	0	1	1	0	-10
8	0	0	0	1	1	1	-8
9	0	0	1	0	0	0	-6
10	0	0	1	0	0	1	-4
11	0	0	1	0	1	0	-2
12	0	0	1	0	1	1	0
13	0	0	1	1	0	0	2
14	0	0	1	1	0	1	4
15	0	0	1	1	1	0	6
16	0	0	1	1	1	1	8
17	0	1	0	0	0	0	10
18	0	1	0	0	0	1	12
19	0	1	0	0	1	0	14
20	0	1	0	0	1	1	16
21	0	1	0	1	0	0	18
22	0	1	0	1	0	1	20
23	0	1	0	1	1	0	22
24	0	1	0	1	1	1	24
25	0	1	1	0	0	0	26
26	0	1	1	0	0	1	28
27	0	1	1	0	1	0	30
28	0	1	1	0	1	1	32
29	0	1	1	1	0	0	34
30	0	1	1	1	0	1	36
31	0	1	1	1	1	0	38
32	0	1	1	1	1	1	40
		Do Not U	Jse Volume Ste	ps 33-60 See	Table 6		
61	1	1	1	1	0	0	42
62	1	1	1	1	0	1	44
63	1	1	1	1	1	0	46
64	1	1	1	1	1	1	48

TABLE 6. Unused Volume Steps

VOLUME STEP	VOL5	VOL4	VOL3	VOL2	VOL1	VOL0	GAIN (dB)
33	1	0	0	0	0	0	-90
34	1	0	0	0	0	1	-25
35	1	0	0	0	1	0	-22
36	1	0	0	0	1	1	-19
37	1	0	0	1	0	0	-16
38	1	0	0	1	0	1	-13
39	1	0	0	1	1	0	-10
40	1	0	0	1	1	1	-8
41	1	0	1	0	0	0	-6
42	1	0	1	0	0	1	-4
43	1	0	1	0	1	0	0
44	1	0	1	0	1	1	4
45	1	0	1	1	0	0	8
46	1	0	1	1	0	1	12
47	1	0	1	1	1	0	14
48	1	0	1	1	1	1	16
49	1	1	0	0	0	0	18
50	1	1	0	0	0	1	20
51	1	1	0	0	1	0	22
52	1	1	0	0	1	1	24
53	1	1	0	1	0	0	26
54	1	1	0	1	0	1	28
55	1	1	0	1	1	0	30
56	1	1	0	1	1	1	32
57	1	1	1	0	0	0	34
58	1	1	1	0	0	1	36
59	1	1	1	0	1	0	38
60	1	1	1	0	1	1	40

VOLUME CONTROL

The LM48557 has a 64 step volume control, but only 36 steps are recommended for use. Use steps 1 through 32 and steps 61 through 64 to set the gain of the device. Accessing steps 33 through 60 results in the repeated gain conditions shown in Table 6. Steps 33 through 60 are not tested and should not be used.

SHUTDOWN FUNCTION

The LM48557 features a low-power shutdown mode that disables the device lowers the quiescent current to $0.01\mu A$. Set bit B0 (\overline{SHDN}) of the Mode Control register to 0 to disable the amplifier and charge pump. Set \overline{SHDN} to 1 for normal operation. Shutdown mode does not clear the I²C register. When re-enabled, the device returns to its previous volume setting. To clear the I²C register, either remove power from the device, or toggle \overline{RESET} (see \overline{RESET} section).

RESET

The LM48557 features an active low reset input. Driving RESET low clears the I²C register. Volume control is set to 000000 (-90dB) and SHDN is set to 0, disabling the device. While RESET is low, the LM48557 ignores any I²C data. After the device is reset, and RESET is driven high, the LM48557 remains in shutdown mode with the volume set to -90dB. Reenable the device by writing to the I²C register.

MUTE

The LM48557 features a mute mode. Set bit B1 (MUTE) of the Mode Control register to 1 to mute the device. In mute mode, the gain is set to -90dB, equivalent to the volume step 1. Set MUTE = 0 to unmute the device. Once unmuted, the device returns to its previous volume step.

TEST MODE

If enabled, TESTMODE does not affect device performance under normal operating conditions. Operating above the recommended supply voltage range with TESTMODE enabled can result in damage to the device.

PROPER SELECTION OF EXTERNAL COMPONENTS

Power Supply Bypassing/Filtering

Proper power supply bypassing is critical for low noise performance and high PSRR. Place the supply bypass capacitors as close to the device as possible. Place a $1\mu F$ ceramic capacitor from V_{DD} to GND. Additional bulk capacitance may be added as required.

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than $100m\Omega$) for optimum performance.

Charge Pump Flying Capacitor (C1)

The flying capacitor (C1) affects the load regulation and output impedance of the charge pump. A C1 value that is too low

results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2 μ F, the R_{DS(ON)} of the charge pump switches and the ESR of C1 and C2 dominate the output impedance. A lower value capacitor can be used in systems where low maximum output power requirements.

Charge Pump Hold Capacitor (C2)

The value and ESR of the hold capacitor (C2) directly affects the ripple on CPV_SS . Increasing the value of C2 reduces output ripple. Decreasing the ESR of C2 reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems where low maximum output power requirements.

Input Capacitor Selection

Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM48557. The input capacitors create a high-pass filter with the input resistors $R_{\rm IN}$. The -3dB point of the high pass filter is found using Equation (1) below.

$$f = 1 / 2\pi R_{IN} C_{IN}$$
 (Hz) (1)

Where the value of R_{IN} is given in the Electrical Characteristics Table.

High pass filtering the audio signal helps protect the speakers. When the LM48557 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

COMMON MODE SENSE


The LM48557 features a common mode sense pin (VCM, pin A3) that includes additional common mode cancelling circuitry that improves the CMRR. When the volume control is set at a high gain step such as 48dB, any mismatch in the input capacitors would degrade CMRR performance significantly. With the VCM pin connected to the ground of the input source, it takes the input capacitor mismatches out of the equation and therefore improves the CMRR. Another advantage with this feature is that only one input capacitor is needed in the single-ended configuration as opposed to two well matched capacitors. See next section for details of different configurations of the LM48857.


SINGLE-ENDED INPUT CONFIGURATION

Ground-Referenced Audio Source

The LM48557 input stage is compatible with ground-referenced input sources, such as CODECs with an integrated headphone amplifier. Connect either input, IN+ or IN- to the

CODEC output, and connect the unused input and VCM to the CODEC output ground (Figure 9). An input coupling capacitor in series with the source and device input is recommended to block the CODEC output offset voltage, minimizing click and pop and zipper noise during volume transitions.





Non-Inverting Configuration

Inverting Configuration

30098107


FIGURE 9. Single-Ended Input Configuration with a Ground-Referenced Source

NON-GROUND REFERENCED AUDIO SOURCE

Stereo-to-Mono Conversion

The LM48557 can convert a single-ended stereo signal to a mono BTL signal (Figure 10). Connect the left and right

CODEC outputs in parallel through two equal value resistors to either IN+ or IN-, and connect the unused input and VCM to the CODEC ground. Select the value of the resistors based on the desired frequency response created by the combination of the input resistor and the input coupling capacitor.



RIGHT IN- IN- LM48557

Non-Inverting Configuration

Inverting Configuration

30098108

FIGURE 10. Single-Ended Stereo-to-Mono BTL Conversion

PCB Layout Guidelines

Minimize trace impedance of the power, ground and all output traces for optimum performance. Voltage loss due to trace resistance between the LM48557 and the load results in decreased output power and efficiency. Trace resistance between the power supply and ground has the same effect as a poorly regulated supply, increased ripple and reduced peak output power. Use wide traces for power supply inputs and amplifier outputs to minimize losses due to trace resistance, as well as route heat away from the device. Proper grounding


improves audio performance, minimizes crosstalk between channels and prevents switching noise from interfering with the audio signal. Use of power and ground planes is recom-


Place all digital components and route digital signal traces as far as possible from analog components and traces. Do not run digital and analog traces in parallel on the same PCB layer. If digital and analog signal lines must cross either over or under each other, ensure that they cross in a perpendicular fashion.

LM48557TL Demoboard Bill of Materials

Designator	Quantity	Description
U1	1	LM48557TL Differential, Mono, Ceramic Speaker Driver with I2C Volume Control, and Reset
C1, C2, C5, C6, C7	5	CAP CERAMIC 2.2µF 10V X5R 10% 0603
C3, C4	2	CAP .1µF 16V CERAMIC X7R 10% 1206
C8	1	CAP TANT LOESR 10µF 16V 10% SMD
J2	1	CONN SOCKET PCB VERT 16POS .1"
JU1, JU2, JU3, JU4, VCM, VDD, GND, I ² CV _{DD} , IN+, IN-, OUT+, OUT-	12	CONN HEADER VERT .100 2POS 30Au
JU5	1	CONN HEADER VERT .100 3POS 30Au
R1, R2	2	RES 5.1K OHM 1/10W 5% 0603 SMD
R3	1	RES 20K OHM 1/10W 5% 0603 SMD
JU1_SH, JU2_SH, JU3_SH, JU5_SH	4	Jumper Shunt w/handle, 30uin gold plated, 0.100" pitch

PC Board Layout







Silk Screen

Top Layer

30098124





Layer 2



Layer 3

30098123






Bottom Layer


Demo Board Schematic U1 PVDD C5 2.2uF C6 2.2uF A2 SGND OUTA 0.1uF C4 OUTB 0.1uF B3 RESET C1P D3 12CVDD C1 2.2uF C7 2.2uF SDA [I2CVDD C2 2.2uF LM48557TL 10 12 13 30098119 FIGURE 11. LM48557 Demo Board Schematic

Revision History

Rev	Date	Description		
1.0	07/08/09	Initial released.		
1.01	07/15/09	Deleted the "Tru-GND" trademark on the cover page.		
1.02	08/05/09	Text edits.		
1.03	08/06/09	Fixed a typo error.		

Physical Dimensions inches (millimeters) unless otherwise noted





16-Bump micro SMD Order Number LM48557TL NS Package Number TLA1611A $X_1 = 1.965 \pm 0.03 \ X_2 = 1.965 \pm 0.03 \ X_3 = 0.6 \pm 0.075$

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Pr	oducts	Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com