Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note: Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DESCRIPTION

The M35017-XXXSP/FP is a TV screen display control IC which can be used to display information such as program schedules, the data and messages on the TV screen.

It uses a silicon gate CMOS process and M35017-XXXSP is housed in a 20-pin shrink DIP package, M35017-XXXFP is housed in a 20-pin shrink SOP package.

For M35017-001SP/FP that is a standard ROM version of M35017-XXXSP/FP respectively, the character pattern is also mentioned.

FEATURES

Screen composition	24 columns X 10 lines
Number of characters displayed	240 (Max.)
Character composition	12 × 18 dot matrix
Characters available	128 characters
Character sizes available	. 4 (horizontal) \times 4 (vertical)
Display locations available	
Horizontal direction	62 locations
Vertical direction	64 locations
Blinking	Character units
Cycle: approximately 1 second, or	approximately 0.5 seconds
Duty : 25%, 50%, or 75%	
Data input	. By the serial input function
Coloring	
Background coloring (composite vic	deo signal)
Blanking	
Total blanking (14 V 19 data)	

Total blanking (14 × 18 dots)

Border size blanking


Character size blanking

 Synchronization signal Composite synchronization signal generation (PAL, NTSC, M-PAL)

- 4 output ports (2 digital lines)
- Oscillation stop function

Be possible to stop the oscillation for display

- Built-in the oscillation for synchronized signal generation
- Reversed character display function
- Be possible to background coloring in superimpose (NTSC, PAL, M-PAL)
- Built-in polarity switching function at horizontal synchronized signal or vertical synchronized signal is input.



APPLICATION

TV, VCR, Camcorder

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS


PIN DESCRIPTION

Pin Number	Symbol	Pin name	Input/ Output	Function		
1	OSC1	Pins for attachment of external oscillator	Input	There are the pins for attaching an external display oscillator circuit. The standard oscillation frequency is approximately 7 MHz. This oscillation frequency determines the horizon-		
2	OSC2	circuit	Output	tal position of the display on the TV screen and the width of the characters.		
3	CS	Chip select input	Input	This is the chip select pin, and when serial data transmission is being carried out, it goes to "L". Hysteresis input. Includes built-in pull-up resistor.		
4	SCK	Serial clock input	Input	When CS pin is "L", SIN serial data is taken in when SCK rises. Hysteresis input. Built-in pull-up resistor is included.		
5	SIN	Serial data input	Input	This is the pin for serial input of data and addresses for the display control register and the display data memory. Hysteresis input. Includes built-in pull-up resistor.		
6	ĀC	Auto-clear input	Input	When "L", this pin resets the internal IC circuit. Hysteresis input. Includes built-in pull-up resistor.		
7	VDD2	Power pin	_	Please connect to +5 V with the analog circuit power pin.		
8	CVIDEO	Composite video sig- nal output	Output	This is the output pin for composite video signals. It outputs 2Vp-p composite video signals is superimposed on the external convideo signals from CVIN.		
9	LECHA	Character level input	Input	This is the input pin which determines the "white" character luminance level in the composite video signal.		
10	CVIN	Composite video sig- nal input	Input	This is the input pin for external composite video signals. In superimpose mode, character output etc. is superimposed on these external composite video signals.		
11	Vss	Earthing pin	-	Please connect to GND using circuit earthing pin.		
12	P0	Port P0 output	Output	This pin can be toggled between port pin output and BLNK1 (character background) signal output.		
13	P1	Port P1 output	Output	This pin can be toggled between port pin output and CO1 (character) signal output.		
14	P2	Port P2 output	Output	This pin can be toggled between port pin output and BLNK2 (character background) signal output.		
15	P3/PHIN	Port P3 output	I/O	This pin can be toggled between port pin output and CO2 (character) signal output. Superimposed colors on the PAL and M-PAL systems are controlled by the input terminal of the color burst select signal.		
16	LP	Filter connection pin	Output	This pin connects filter circuit.		
17	OSCIN	fsc input pin of oscilla- tion circuit for gener- ating the synchroni- zation signal	Input	This is the subcarrier frequency (fsc) input pin for generating the synchronization signal (Note). This pin inputs the oscillation of 3.58 MHz at NTSC, 4.43 MHz at PAL and 3.58 MHz at M-PAL.		
18	HOR	Horizontal synchro- nization signal input	Input	This pin inputs the horizontal synchronization signal. Hysteresis input.		
19	VERT	Vertical synchronization signal input	Input	This pin inputs the vertical synchronization signal. Hysteresis input.		
20	VDD1	Power pin	-	Please connect +5 V with the digital circuit power pin.		

Note: Refer to Note for other (Note for fsc signal input).



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

MEMORY CONSTITUTION

Address 0016 to EF16 are assigned to the display RAM, address F016 to F816 are assigned to the display control registers. The internal circuit is reset and all display control registers (address F016 to F816) are set to "0" and RAM is erased when the \overline{AC} pin level is "L".

Bit Address	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Remarks
0016	EXP	C6	C5	C4	Сз	C2	C1	Co	
	Expansion bit			(Character cod	e			Display RAM
EF16	EXP	C6	C5	C4	C3	C2	C1	Co	
F016	PTD 3	PTD 2	PTD 1	PTD 0	PTC 3	PTC 2	PTC 1	PTC 0	Port output specify
F116	PLTV	PLTH	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0	Horizontal display start position specify
F216	INT/NON	SEPV	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0	Vertical display start position specify
F316	VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10	Character size specify
F416	DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0	Display mode specify
F516	N/P	TEST 2	TEST 1	TEST 0	EXP 1	EXP 0	DSP 9	DSP 8	Expansion
F616	EQP	PAL H	MPAL	ALL 24	SCOR	BLINK 2	BLINK 1	BLINK 0	Blinking specify and so on
F716	BLKHF	BB	BG	BR	LEVEL 0	PHASE 2	PHASE 1	PHASE 0	Raster color specify
F816	DSP ON	CONT7F	STOP 1	TEST A	RAM ERS	EX	BLK 1	BLK 0	Control display

Fig. 1 Memory constitution



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SCREEN CONSTITUTION

The screen lines and rows are determined from each address of the display RAM. The screen constitution is shown in Figure 2.

														_					_					
Rov Line	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	0016	0116	0216	0316	0416	0516	0616	0716	0816	0916	0A16	0B16	0C16	0B16	0E16	0F16	1016	1116	1216	1316	1416	1516	1616	1716
2	1816	1916	1A16	1B16	1C16	1D16	1E16	1F16	2016	2116	2216	2316	2416	2516	2616	2716	2816	2916	2A16	2B16	2C16	2D16	2E16	2F16
3	3016	3116	3216	3316	3416	3516	3616	3716	3816	3916	3A16	3B16	3C16	3D16	3E16	3F16	4016	4116	4216	4316	4416	4516	4616	4716
4	4816	4916	4A16	4B16	4C16	4D16	4E16	4F16	5016	5116	5216	5316	5416	5516	5616	5716	5816	5916	5A16	5B16	5C16	5D16	5E16	5F16
5	6016	6116	6216	6316	6416	6516	6616	6716	6816	6916	6A16	6B16	6C16	6D16	6E16	6F16	7016	7116	7216	7316	7416	7516	7616	7716
6	7816	7916	7A16	7B16	7C16	7D16	7E16	7F16	8016	8116	8216	8316	8416	8516	8616	8716	8816	8916	8A16	8B16	8C16	8D16	8E16	8F16
7	9016	9116	9216	9316	9416	9516	9616	9716	9816	9916	9A16	9B16	9C16	9D16	9E16	9F16	A016	A116	A216	A316	A416	A516	A616	A716
8	A816	A916	AA16	AB16	AC16	AD16	AE16	AF16	B016	B116	8216	B316	B416	B516	B616	B716	B816	B916	BA16	BB16	BC16	BD16	BE16	BF16
9	C016	C116	C216	C316	C416	C516	C616	C716	C816	C916	CA16	CB16	CC16	CD16	CE16	CF16	D016	D116	D216	D316	D416	D516	D616	D716
10	D816	D916	DA16	DB16	DC16	DD16	DE 16	DF16	E016	E116	E216	E316	E416	E516	E616	E716	E816	E916	EA16	EB ₁₆	EC16	ED16	EE16	EF16

The hexadecimal numbers in the boxes show the display RAM address.

Fig. 2 Screen constitution

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

REGISTERS DESCRIPTION

(1) Address F016

DA	Register		Contents	Remarks			
<i>D</i> 71	Tiegistei	Status	Function	Hemarks			
0	PTC0	0	P0 output (port P0)				
U	PICO	1	BLNK1 output				
1	PTC1	0	P1 output (port P1)				
'	PICI	1	CO1 output				
2	2 PTC2		P2 output (port P2)	Port output control			
	FIGE	1	BLNK2 output				
3	PTC3	0	P3 output (port P3)				
	F103	1	CO2 output				
4	PTD0	0	P0 output "L"				
	1 100	1	P0 output "H"				
5	PTD1	0	P1 output "L"				
	1101	1	P1 output "H"	Port data control			
6	PTD2	0	P2 output "L"	Tort data control			
	0 1102		P2 output "H"				
7	PTD3	0	P3 output "L"				
•	, , , , ,	1	P3 output "H"				

Note : The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(2) Address F116

DA	Register		Contents	
	ricgister	Status	Function	Remarks
0	HP0	0	If HS is the horizontal display start location.	Horizontal display start location is
"	(LSB)	1	5	specified using the 6 bits from HP5 to HP0.
	LIDA	0	$HS = T \times (4 \sum_{n=0}^{\infty} 2^n HP_n + N).$	Note: HP5 to 0 = (000000)2 and (000001)2 settings are forbidden.
1	HP1	1	T: The oscillation cycle of oscillator OSC1, OSC2	
2	HP2	0		
	1112	1		
3	HP3	0	HSZ11	
	,,,,	1	0 0 9	
4	HP4	0	0 1 10	
-	111 4	1	1 1 12	
5	HP5	0		
Ŭ.	(MSB)	1		
6	PLTH	0	Input polarity of HOR pin is negative.	Set input polarity of HOD air
, ,	1	1	Input polarity of HOR pin is positive.	Set input polarity of HOR pin.
7	PLTV	0	Input polarity of VERT pin is negative.	Set input polarity of VERT pin.
		1	Input polarity of VERT pin is positive.	Out input polarity of VEITI pill.

Note: The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(3) Address F216

ĎΑ	Register		Contents	Remarks
DA	negisiei	Status	Function	Henidika
0	VP0	0	If VS is the vertical display start location.	The vertical start location is specified using the 6 bits from VP5 to VP0.
U	(LSB)	1	5	asing the obligation of the control
1	· VP1	0	$VS = H \times (4 \sum_{n=0}^{\infty} 2^n VP_n + 3).$	
	VFI	1	H: Cycle with the horizontal synchronizing pulse	
2	VP2	0	ноя	
2	V1.Z	1	<u> </u>	
3	VP3	0	vs	
	,, 0	1		
4	VP4	0	HS Character	
		1	displaying area	
5	VP5	0		
	(MSB)	1		
6	SEPV	0	Input both horizontal synchronization signal and vertical synchronization signal.	The contents of synchronization signal input in superimpose display is al-
	OLI V	1	Input the horizontal (composite) synchronization signal only.	tered.
7	INT/NON	0	Interlace	Scanning lines control (only in internal synchronization)
		1.	Non-interlace	

Note: The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35017-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(4) Address F316

DA	Register		Contents	
	riegistei	Status	Function	- Remarks
0	HSZ10	0		Character size setting in the horizontal direction for the first line.
	H5210	1	HSZ10 0 1	tal direction for the first line.
	HSZ11	0	0 1T/1dot 2T/1dot 1 3T/1dot 4T/1dot	
1	HSZII	1	. 0171401 4177401	
2	HSZ20	0		Character size setting in the horizon-
	H5220	1	HSZ20 0 1	tal direction for the 2nd line to 10th line.
3	HSZ21	0	0 1T/1dot 2T/1dot 1 3T/1dot 4T/1dot	
3	H3221	1	1 0	
4	VSZ10	0		Character size setting in the vertical direction for the first line.
4	V3210	1	VSZ10 0 1	direction for the mst line.
5	VSZ11	0	0 1H/1dot 2H/1dot 1 3H/1dot 4H/1dot	
	VOZII	1		
6	VSZ20	0		Character size setting in the vertical direction for the 2nd line to 10th line.
	V 3220	1	VSZ20 0 1	direction for the 210 line to 10th line.
7	VSZ21	0	0 1H/1dot 2H/1dot 1 3H/1dot 4H/1dot	
,	10221	1		

Note : The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35017-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(5) Address F416

	Devistan		Contents			Rema	arko				
DA .	Register	Status	Function								
			Line 1 is in the display mode specified by BLK0 and BLK1.	DSP0 to DSP9 are each controlled in-							
0	DSP0	1	Line 1 is in a different display mode.	dependently. BLK1 BLK0 DSPn Display mode							
	D0D4	0	Line 2 is in the display mode specified by BLK0 and BLK1.			0	for line n Border (Note 1)				
1	DSP1	1	Line 2 is in a different display mode.]	0	1	Character				
		0	Line 3 is in the display mode specified by BLK0 and BLK1.	0	1	0	Character				
2	DSP2	1	Line 3 is in a different display mode.	٦١_	ļ .	1	Border				
		0	Line 4 is in the display mode specified by BLK0 and BLK1.	1	0	0	Border Matrix-outline				
3	DSP3	DSP3 1 Line 4 is in a different display mode.		┨├		0	Matrix-outline				
		0	Line 5 is in the display mode specified by BLK0 and BLK1.		1	1	Character				
4	DSP4	1	Line 5 is in a different display mode.	DSP to DS		gener	ic name for DSP0				
	Done	0	Line 6 is in the display mode specified by BLK0 and BLK1.				y mode for line n is				
5	DSP5	1	Line 6 is in a different display mode.	lines	, the di	size, a splay m	and for the other ode is the charac-				
	Done	0	Line 7 is in the display mode specified by BLK0 and BLK1.		DSPn (9) are "0", the dis-				
b	6 DSP6		Line 7 is in a different display mode.	play mode is all line blanking OFF. Note 2: DSP8 and DSP9 are assigned to address F516.							
7	DSP7	0	Line 8 is in the display mode specified by BLK0 and BLK1.	Signe	o io ai	101000 F	010.				
7	USP/	1	Line 8 is in a different display mode.								

Note : The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.



M35017-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(6) Address F516

DA	Register		Contents	Remarks
	riegistei	Status	Function	heiliarks
	DSP8	0	Line 9 is in the display mode specified by BLK0 and BLK1.	See the remarks of DSP0 to DSP7
0	DOPO	1	Line 9 is in the different display mode.	(address F416).
	5050	0	Line 10 is in the display mode specified by BLK0 and BLK1.	
1	DSP9	1	Line 10 is in the different display mode.	
		0		These registers are used to extend
2	EXP0	1	EXP0 0 1 Normal character Reversed character	the function of the EXP bits in the addresses 016 to EF16 of the display RAM. Blinking function do not operate when
3	EXP1	0	O Blinking (No blinking) Normal character Reversed character Exclusion Exclusion	register is a reversed character.
		1	Exclusion Exclusion	
	TEST0	0	TEST0 to TEST2 = (000)2 → Normal display	
4	15510	1	= (010)2 → Space display	
5	TEST1	0		
5	15911	1		
6	TEST2	0		
Ů	15312	1		
7		0	M-PAL 0 1	Synchronization signal is selected with this register and MPAL register
	14/1	1	0 NTSC M-PAL 1 PAL Do not use	(address F616).

Note: The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.

M35017-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(7) Address F616

DA	Register		Contents	Remarks			
DA	riegistei	Status	Function	nemarks			
	D1 11 11 40	0		Blinking duty ratio can be altered.			
0	BLINK0	1	BLINKO 0 1				
_	DI INIKA	0	0 Blinking OFF Duty 25% 1 Duty 50% Duty 75%				
1	BLINK1	1	1 Duty 3078 Duty 7376				
2	BLINK2	0	Division of vertical synchronization signal into 1/64. Cycle approximately 1 second.	Blinking cycle can be altered.			
	BLINKZ	1	Division of vertical synchronization signal into 1/32. Cycle approximately 0.5 second.				
3	SCOR	0	No coloring in superimpose (Black/white)	Control the coloring at superimpose Available at only register EX=0 (exte			
3	30011	1	Coloring in superimpose	nal synchronization). (Notes 1,2)			
4	ALL24	0	Blanking with all 24 characters in matrix-outline size.	Horizontal display range can be a tered when all characters are in ma			
••••••••••••••••••••••••••••••••••••••	ALLZ4	1	Horizontal display period blanked.	trix-outline size (Note 3).			
5	MPAL	0	MPAL 0 1	Synchronization signal is selecte with this register and N/P register (ac			
J	MIAL	1	0 NTSC M-PAL 1 PAL Do not use	dress F516).			
	BALLI	0	Interlace 1 Noninterlace 1	In NTSC mode, status is "0".			
6	PALH	1	Interlace 2 Noninterlace 2	All and the second seco			
7	EOR	0	Not include the equivalent pulse	Setting the contents of composit synchronized signal at non-interlace			
7 EQP		1	Include the equivalent pulse	synchronized signal at non-interace			

Notes 1: When this register is set to "1", input an fsc-IN signal which has been synchronized with the color burst of the composite video signal (CVIN pin input) into the OSCIN terminal.

- 2 : Fix to "0" this register when internal synchronous mode.
- 3: Fix to "0" this register when external synchronous mode.



M35017-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(8) Address F716

DA	Register					(Contents		Remarks
	riegistei	Status					Function		Hemaiks
0	PHASE0	0		PHASE2	PHASE1	PHASE0	NTSC Phase angle(color)	PAL Phase angle(color)	Raster color setting. Coloring by composite video signals means that the
"	PHASEO	1		0	0	0	(Black)	(Black)	phase angle of the background color
		0		0	0	0	π /2 [rad.] 7π /4 [rad.]	±π /2 [rad.] = π /4 [rad.]	signals for the color burst signals can be varied. The angle can be varied in
1	PHASE1	_ U		0		1	same phase	same phase	units of π /4 rad.
· '	THACE	1		1	0	0	π [rad.]	±π [rad.]	This differs from coloring by RGB output.
		0		1	0	1 0	3π /4 [rad.] 3π /2 [rad.]	$\pm 3\pi /4 \text{ [rad.]}$ $\pm \pi /2 \text{ [rad.]}$	put.
2	PHASE2	1		1	1	1	(White)	(White)	
3	LEVEL0	0	Int	ernal bi	as OF	=	············		Generation of composite video signal bias potential.
٥	LEVELO	1	Int	ernal bi	as ON				bias poternal.
		0		BB	BG	BR	NTSC Phase angle(color)	PAL Phase angle(color)	Character background color setting.
4	BR	1		0	0	-0	(Black)	(Black)	
		<u> </u>		0	0	1	π /2 [rad.]	±π /2 [rad.]	
		0		0	1	0	7π /4 [rad.]	∓7π /4 [rad.]	
5	BG			0	1	1	same phase	same phase	
		1		1	0	0	π [rad.]	±π [rad.]	
		0		1	<u>0</u> 1	1	3π /4 [rad.] 3π /2 [rad.]	±3π /4 [rad.] ∓3π /2 [rad.]	
6	BB			1	1	1	3π /2 [rad.] (White)	+3π/2 (rad.) (White)	
		1	_ '		<u>-</u>	L	(**************************************	(**************************************	
7	BLKHE	0	The halftone displaying "OFF" in superimpose						This register is available in the superimpose displaying only (Note 2).
,	DEMIN	1	Th	e halfto	ne disp	olaying	"ON" in superimpo	se	impose displaying only (Note 2).

Notes 1: The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.

²: Connecting 100Ω to 200Ω external register in series to external composite video signal input from CVIN terminal are needed.

M35017-XXXSP/FP

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

(9) Address F816

DA	Register		Contents	Remarks	
J DA	negister	Status	Function	riemarks	
	BLKO	0		Display mode variable.	
0	BLKU	1	BLK0 0 1		
1	BLK1	0	0 Blanking OFF Character size 1 Border size Matrix-outline size		
'	BLKT	1			
2	EX	0	External synchronization	Synchronization signal switching. (Note 2)	
		1	Internal synchronization	(10.0 2)	
	3 RAMERS		RAM not erased	This register does not have the function as register. If RAM is erase con-	
3			RAM erased	tinuously, set DSPON (address F816) to "0".	
	TESTA	0	Normaly "0" setting		
4	IESIA	1	Do not set		
5	STOP1	0	Oscillation of OSC1, OSC2 for display.	OSC1 and OSC2 oscillation switching. To stop the oscillation, set CS	
Э	51001	1	Stop the oscillation OSC1, OSC2 for display.	pin to "H" level and DSPON (address F816) to "0".	
6	OONES	0	Normal write mode.	Usually "0" fix. Writing mode of the serial data input	
	CONT7F	1	Continuously writing mode (character code 7F16)	switching.	
	DSPON	0	Display OFF	Display can be altered.	
7	7 DSPON		Display ON		

Notes 1 : The mark O around the status value means the reset status by the "L" level is input to \overline{AC} pin.



Cut off video signal input from the exterior at the outside of IC when internal synchronous mode. Leakage of input video signal from the exterior is able to be evaded.

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DISPLAY FORMS

M35017-XXXSP/FP has the following four display forms as the blanking function, when CO1, BLNK1, CO2, and BLNK2 are output.

- (1) Blanking OFF : Blanking output signal (BLNK) is cut off. (2) Character size: Blanking same as the character size.
- (3) Border size
 - : Blanking the background as a size from

character.

(4) Matrix-outline size: Blanking the background as a size from all character font size (14 \times 18 dots).

This display format allows each line (from the first line to the tenth line) to be controlled independently, so that two kinds of display formats can be combined on the same screen.




Fig. 3 Display forms at each display mode

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

EXCLUSION FUNCTION

For M35017-XXXSP/FP, the function expansion that is set with the EXP1 and EXP0 registers (DA3 and DA2 of address F516) is performed when "1" is set to DA7 of display RAM (EXP bit).

Table1 Display form of M35017-XXXSP/FP

Reç	gister	Di I
EXP1	EXP0	Display form
0	0	Normal character+Blinking
0	1	Reversed character (no blinking)
1	0	Normal character+Exclusion
1	1	Reversed character+Exclusion



The figure 4 and 5 show the display examples using ports P0 to P3 (digital output).



10,MAY,1999(FRI) PM 7:50

Fig. 4 Display example using ports P0(BLNK1) and P1(CO1)(display line)




Fig. 5 Display example using ports P2(BLNK2) and P3(CO2)(record line)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

DATA INPUT EXAMPLE

Data of display RAM and display control registers can be set by the serial input function. Example of data setting at M35017-XXXSP/FP is shown in Figure 6.

No.	Memory	Contents	DA	DA	DA	DA	DA	DA	DA	DA
IVO.	Address/Data	Addition	7	6	5	4	3	2	1	. 0
1	Address F816	Display OFF	1	1	1	1	1	0	0	0
2	Data(F816)	Display OFF	0	0	0	0	1	Х	Х	Х
3	Data(0016)	Setting to display	BLINK	C6	C5	C4	Сз	C2	C1	Co
4	Data(0116)	RAM (address) 0016 to EF16) and	BLINK	C6	C5	C4	Сз	C2	C1	Co
	-	registers (addresses F016 to F816)	:							
242	Data(EF16)		BLINK	C6	C5	C4	Сз	C2	C1	C ₀
243	Data(F016)		PTD 3	PTD 2	PTD 1	PTD 0	PTC 3	PTC 2	PTC 1	PTC 0
244	Data(F116)		PLTV	PLTH	HP 5	HP 4	HP 3	HP 2	HP 1	HP 0
245	Data(F216)		0	0	VP 5	VP 4	VP 3	VP 2	VP 1	VP 0
246	Data(F316)		VSZ 21	VSZ 20	VSZ 11	VSZ 10	HSZ 21	HSZ 20	HSZ 11	HSZ 10
247	Data(F416)		DSP 7	DSP 6	DSP 5	DSP 4	DSP 3	DSP 2	DSP 1	DSP 0
248	Data(F516)		N/P	0	0	0	EXP 1	EXP 0	DSP 9	DSP 8
249	Data(F616)		EQP	PAL. H	MPAL	ALL 24	0	BLINK 2	BLINK 1	BLINK 0
250	Data(F716)		BLKHF	ВВ	BG	BR	1	PHASE 2	PHASE 1	PHASE 0
251	Data(F816)	Display ON	1	0	0	0	0	EX	BLK 1	BLK 0

Fig. 6 Example of data setting by the serial input function



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

SERIAL DATA INPUT TIMING

- (1) Serial data should be input with the LSB first.
- (2) The address consists of 8 bits.
- (3) The data consists of 8 bits.
- (4) The 8 bits in the SCK after the CS signal has fallen are the address, and for succeeding input data, the address is incremented every 8 bits.




Fig. 7 Serial input timing

CONT7F FUNCTION

When the register CONT7F (DA6 of address F816) is set to "1" and data input as the timing shown in Figure 8, the character code 7F16 (blank) can be set to display RAM automatically. However, be necessary to set the hold time.

While this function is operating, never stop the display oscillation OSC1 and OSC2, and set the register STOP1 (DA5 of address F816) to "0".




Fig. 8 CONT7F functional timing



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

CHARACTER FONT

Images are composed on a 12 \times 18 dot matrix, and characters can be linked vertically and horizontally with other characters to allow the display the continuous symbols.




Fig. 9 Character font and border

Character code 7F16 is fixed as blank, without a background.

TIMING REQUIREMENTS ($T_{a=}$ -10 °C to + 70 °C, $VDD=5\pm0.25$ V, unless otherwise noted)

Serial data input

Symbol	Parameter		Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	Remarks
tw(SCK)	SCK width	200	_	_	ns	
tsu(ČS)	CS setup time	200	-		ns	
th(CS)	CS hold time		-	-	μѕ	Con Figure 10
tsu(SIN)	N) SIN setup time		_	_	ns	See Figure 10
th(SIN)	(SIN) SIN hold time		-	_	ns	
tword	1 word writing time	5	-		μѕ	




Fig. 10 Serial input timing requirements

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
VDD	Supply voltage	With respect to Vss.	-0.3 to 6.0	V
Vı	Input voltage		$Vss-0.3 \le Vl \le VDD+0.3$	V
Vo	Output voltage		Vss ≦ Vo ≦ Vdd	V
Pd	Power dissipation	Ta =25 °C	300	mW
Topr	Operating temperature		-10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS (VDD = 5V, Ta = -10 to 70 °C, unless otherwise noted)

Symbol	Parameter		Limits		1.124	
Symbol	Farameter	Min.	Тур.	Max.	Unit	Remarks
VDD	Supply voltage	4.75	5.0	5.25	٧	
VIH	"H" level input voltage SIN, SCK, CS, AC, HOR, VERT	0.8VDD	VDD	VDD	V	
VIL	"L" level input voltage SIN, SCK, CS, AC, HOR, VERT	0	0	0.2 X VDD	V	
VCVIN	Composite-video signal input voltage CVIN	-	2VP-P		V	
fosc1	Oscillating frequency for display	6.3	7.0	7.7	MHz	
			3.58			
foscin	Oscillating frequency for synchronized signal		4.43	_	MHz	_
			3.58			
Voscin	Input voltage OSCIN (DUTY 40 to 60 %)	0.3	_	4.0	VP-P	(Note)

Note: Noise ingredient of Voscin is less than 30mV.

ELECTRICAL CHARACTERISTICS (VDD = 5 V, fosc1 = 7.0 MHz, Ta = 25 °C, unless otherwise noted)

Symbol	Parameter	Test conditions				
Cymbol	Farameter	rest conditions	Min.	Тур.	Max.	Unit
VDD	Supply voltage	Ta = −10 to 70 °C	4.75	5.0	5.25	V
IDD	Supply current		1 -	10	20	mA
Voн	"H" level output voltage, P0 to P3	VDD = 4.75 V, 10H = 0.4 mA	3.75	-	_	V
Vol	"L" level output voltage, P0 to P3	VDD = 4.75 V, IOL = 0.4 mA	_		0.4	V
Rı	Pull-up resistance SCK, AC, CS, SIN.		10	30	100	kΩ
Zoscin	Input impedance of OSCIN pin	VOSCIN = 0.3 to 4.0 VP-P	100	500		kΩ

VIDEO SIGNAL INPUT CONDITIONS (VDD = 5 V, Ta = -10 to 70 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			
Symbol	raidiffetei	lest conditions	Min.	Тур.	Max.	Unit
VIN-SC	Composite-video signal input clamp voltage	Sync-chip voltage	-	1.5	-	V

Note for Supplying Power

(1) Timing of power supplying to AC pin

The internal circuit of M35017-XXXSP/FP is reset when the level of the auto clear input pin \overline{AC} is "L".

This pin is hysteresis input with the pull-up resistor. The timing about power supplying of \overline{AC} pin is shown in Figure 11.




Fig.11 Timing of power supplying to AC pin

After supplying the power (VDD and Vss) to M35017-XXXSP/FP and the supply voltage becomes more than 0.8 \times VDD, it needs to keep VII. time; tw of the \overline{AG} pin for more than 1ms.

(2) Power supply timing about VDD1 pin and VDD2 pin.

The power need to supply to VDD1 and VDD2 at a time, though it is separated perfectly between the VDD1 as the digital line and the VDD2 as the analog line.

PRECAUTION FOR USE

Notes on noise and latch-up

In order to avoid noise and latch-up, connect a bypass capacitor (\approx 0.1 μ F) directly between the VDD pin and Vss pin using a heavy wire.

DATA REQUIRED FOR MASK ROM ORDERING

Please send the following data for mask orders.

- (1) M35017-XXXSP/FP mask ROM order confirmation form
- (2) 20P4B, 20P2Q-A mask specification form
- (3) ROM data (EPROM 3 sets)
- (4) Floppy disks containing the character font generating program + character data



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

Note for other

1. Note for when superimpose coloring mode

(1)Setting of register

Setting when superimpose coloring mode

Table 2. Setting when superimpose coloring mode

Register Broadcast syslem	PAL/NTSC	MPAL	EX	SCOR	State of P3/PHIN pin
NTSC	0	0	0	1	Output mode (Port output)
PAL	1	0	0	1	Refer to input mode (2)
M-PAL	0	1	0	1	Refer to input mode (2)

(2) Signal input to P3/PHIN pin

P3/PHIN pin is input pin when PAL, M-PAL mode by register setting written in Table 2.

Then, other registers are output mode (port output).

With PAL and M-PAL systems, it is necessary to input a control signal for alternating color burst phase (CB1, CB2) every other scanning line.

Signal input timing to P3/PHIN pin is shown in Fig 13. Input to P3/PHIN pin is able to be polarity select by register PTD3.




Fig. 12 Vector phase when PAL, M-PAL mode




Fig. 13 Signal input timing to P3/PHIN pin

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

- 2. Note for when fsc-IN signal input
- (1)This IC amplifies the fsc signal (3.58 MHz for NTSC and M-PAL, 4.43 MHz for PAL) input into the OSCIN terminal. Internally, it generates the composite video signal.
 - The amplified fsc signal can be destabilized in the following cases.
 - (a) When the fsc signal is outside of recommended operating conditions
 - (b)When the waveform of the fsc signal is distorted
 - (c)When DC level in the fsc waveform fluctuates
 - When the amplified signal is unstable, the composite video signal generated inside the IC is also unstable in terms of synchronization with the subcarrier and phase.
 - Consequently, this results in color flicker and lost synchronization when the composite video signal is generated. Make note of the fact that this may prevent a stable blue background from being formed
- (2)When switching to internal synchronization from external synchronization (fsc signal is OFF), start fsc signal input 20 msec or more before the internal oscillator circuit stabilizes.



SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 14 Example of Peripheral circuit

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS

STANDARD ROM TYPE: M35017-001SP/FP

M35017-001SP/FP is a standard ROM type of M35017-XXXSP/FP. The input/output polarity and character patterns are fixed to the contents of Table 3 and Figure 17 to 19.




Fig. 15 M35017-001SP/FP character patterns (1)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 16 M35017-001SP/FP character patterns (2)

SCREEN CHARACTER and PATTERN DISPLAY CONTROLLERS




Fig. 17 M35017-001SP/FP character patterns (3)