

## Low Skew, 1 to 20 LVCMOS/LVTTL Clock Driver

## Product Features

- 20 LVCMOS/LVTTL outputs (4 banks of 5 outputs)
- Selectable differential or single-ended clock inputs
- CLK1, nCLK1 pair can accept the following differential input levels: LVPECL, LVDS, LVHSTL, SSTL, HCSL
- CLK0 supports the following input types: LVCMOS, LVTTL
- Maximum output frequency: 250MHz
- Configurable divider for each output bank
- Independent output bank voltage settings for 3.3V, 2.5V, 1.8V, or 1.5V operations
- Output skew: 170ps (max)
- Bank skew: 50ps (max)
- Part-to-part skew: 800ps (max)
- 3.3V core, 3.3V, 2.5V, 1.8V or 1.5V output operating supply
- -40° to +85°C ambient operating temperature
- Packaging:
  - Pb-free & green, 56-Contact, QFN (ZB)


## Product Description

The PI6C487020 is a low skew, 1:20 LVCMOS/LVTTL Clock Driver. The device has 4 banks of 5 outputs and each bank can be configured for different frequency operation. Each bank also has its own power supply pins so that the banks can operate at the following different voltage levels: 3.3V, 2.5V, 1.8V, and 1.5V. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines.


The bank select pins SELA : SELD select the output frequency of each bank with either  $\div 1$ ,  $\div 2$ ,  $\div 4$ , or  $\div 5$  frequency operation. The bank enable inputs, ENA:END, support enabling and disabling each bank of outputs individually. The outputs synchronized when enabling or disabling the clock outputs. The master input nMR/OE resets the divider logic and also controls the active and high impedance states of all outputs.

The PI6C487020 is characterized to operate with the core at 3.3V and the output banks at 3.3V, 2.5V, 1.8V or 1.5V.

### Block Diagram



## Pin Description



## Pin Descriptions

| Number                             | Name              | Type   |          | Description                                                                                                                |
|------------------------------------|-------------------|--------|----------|----------------------------------------------------------------------------------------------------------------------------|
| 1, 56                              | V <sub>DD</sub>   | Power  |          | Core supply pins (3.3V)                                                                                                    |
| 2                                  | CLK0              | Input  | Pulldown | LVC MOS / LVTTL clock input                                                                                                |
| 3, 4, 5, 6, 7, 8, 9, 10            | SELAX : SELDX     | Input  | Pullup   | Controls frequency division for outputs. LVC MOS / LVTTL interface levels. QAx:QDx                                         |
| 11, 12, 13, 14                     | ENA : END         | Input  | Pullup   | Output enable for QAx : QDx Outputs. Active HIGH. If pin is LOW, outputs drive low. LVC MOS / LVTTL interface levels.      |
| 15                                 | nMR/OE            | Input  | Pullup   | Master reset. When LOW, resets divider logic and sets the output to high impedance. LVC MOS / LVTTL interface levels.      |
| 16, 21, 25, 30, 34, 39, 43, 48, 52 | GND               | Power  |          | Supply Ground.                                                                                                             |
| 17, 18, 20, 22, 24                 | QD0 : QD4         | Output |          | Bank D Outputs, LVC MOS / LVTTL interface levels.                                                                          |
| 19, 23                             | V <sub>DDOD</sub> | Power  |          | Voltage supply for QD0 : QD4.                                                                                              |
| 26, 27, 29, 31, 33                 | QC0 : QC4         | Output |          | Bank C outputs, LVC MOS / LVTTL interface levels.                                                                          |
| 28, 32                             | V <sub>DDOC</sub> | Power  |          | Voltage supply for QC0 : QC4.                                                                                              |
| 35, 36, 38, 40, 42                 | QB0 : QB4         | Output |          | Bank B outputs, LVC MOS / LVTTL interface levels.                                                                          |
| 37, 41                             | V <sub>DDOB</sub> | Power  |          | Voltage supply for QB0 : QB4.                                                                                              |
| 44, 45, 47, 49, 51                 | QA0 : QA4         | Output |          | Bank A outputs, LVC MOS / LVTTL interface levels.                                                                          |
| 46, 50                             | V <sub>DDOA</sub> | Power  |          | Voltage supply for QA0 : QA4.                                                                                              |
| 53                                 | CLK_SEL           | Input  | Pulldown | Clock select input, when HIGH, selects CLK1, nCLK1 inputs. When LOW, selects CLK0 input. LVC MOS / LVTTL interface levels. |
| 54                                 | nCLK1             | Input  | Pullup   | inverting differential clock input                                                                                         |
| 55                                 | CLK1              | input  | Pulldown | Non-inverting differential clock input                                                                                     |

### Notes:

1. Pullup and Pulldown refer to internal input resistors. See Table 2, Pin characteristics, for typical values.

## Function Table

| Inputs |     |       |       | Outputs |                    |
|--------|-----|-------|-------|---------|--------------------|
| OE     | ENx | SELx1 | SELx0 | Bank X  | Qx Frequency       |
| 0      | X   | X     | X     | Hi Z    | N/A                |
| 1      | 0   | X     | X     | LOW     | N/A                |
| 1      | 1   | 0     | 0     | Active  | F <sub>IN</sub> /5 |
| 1      | 1   | 0     | 1     | Active  | F <sub>IN</sub> /4 |
| 1      | 1   | 1     | 0     | Active  | F <sub>IN</sub> /2 |
| 1      | 1   | 1     | 1     | Active  | F <sub>IN</sub>    |

### Absolute Maximum Ratings

|                                                |                                 |
|------------------------------------------------|---------------------------------|
| Supply Voltage, VDD .....                      | 4.6V                            |
| Inputs, V <sub>I</sub> .....                   | -0.5V to V <sub>DD</sub> +0.5V  |
| Outputs, V <sub>O</sub> .....                  | -0.5V to V <sub>DDO</sub> +0.5V |
| Package Thermal Impedance, $\theta_{JA}$ ..... | 47.9° C/W (0lfpm)               |
| Storage Temperature, T <sub>STG</sub> .....    | -65°C to +150°C                 |

### Notes:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of products at these conditions or any conditions beyond those listed in the DC Characteristics or AC characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

### Pin Characteristics

| Symbol                | Parameter                                  | Test Condition                                      | Min. | Typ. | Max. | Units |
|-----------------------|--------------------------------------------|-----------------------------------------------------|------|------|------|-------|
| C <sub>IN</sub>       | Input Capacitance                          |                                                     |      | 4    |      | pF    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor                    |                                                     |      | 51   |      | kΩ    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor                      |                                                     |      | 51   |      |       |
| CPD                   | Power Dissipation Capacitance (per output) | V <sub>DD</sub> , V <sub>DDOX</sub> = 3.465V        |      |      | 18   | pf    |
|                       |                                            | V <sub>DD</sub> = 3.465, V <sub>DDOX</sub> = 2.625V |      |      | 20   |       |
|                       |                                            | V <sub>DD</sub> = 3.465, V <sub>DDOX</sub> = 1.895V |      |      | 30   |       |
| R <sub>OUT</sub>      | Output Impedance                           |                                                     | 5    | 7    | 12   | Ω     |

### Power Supply DC Characteristics, (V<sub>DD</sub> = 3.3V ±5%, T<sub>A</sub> = -40° to +85°C)

| Symbol            | Parameter                            | Min.  | Typ. | Max.  | Units |
|-------------------|--------------------------------------|-------|------|-------|-------|
| V <sub>DD</sub>   | Core Supply Voltage                  | 3.135 | 3.3  | 3.465 | V     |
| V <sub>DDOX</sub> | Output Supply Voltage                | 3.135 | 3.3  | 3.465 |       |
|                   |                                      | 2.375 | 2.5  | 2.625 |       |
|                   |                                      | 1.71  | 1.8  | 1.89  |       |
|                   |                                      | 1.425 | 1.5  | 1.575 |       |
| I <sub>DD</sub>   | Core Supply Current                  |       |      | 100   | mA    |
| I <sub>DDOX</sub> | Output Supply Current <sup>(1)</sup> |       |      | 25    |       |

### Note:

1. Measured with all outputs disabled (EN<sub>x</sub>=0, nMR=1)

**LVC MOS/LVTTL DC Characteristics, ( $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ$  to  $+85^\circ C$ )**

| Symbol    | Parameter                          |                                 | Test Conditions                              | Min.            | Typ. | Max.           | Units   |
|-----------|------------------------------------|---------------------------------|----------------------------------------------|-----------------|------|----------------|---------|
| $V_{IH}$  | Input High Voltage                 | SELx, ENx, $\mu$ MR/OE, CLK_SEL |                                              | 2               |      | $V_{DD} + 0.3$ | V       |
|           |                                    | CLK0                            |                                              | 2               |      | $V_{DD} + 0.3$ |         |
| $V_{IL}$  | Input Low Voltage                  | SELx, ENx, $\mu$ MR/OE, CLK_SEL |                                              | -0.3            |      | 0.8            |         |
|           |                                    | CLK0                            |                                              | -0.3            |      | 1.3            |         |
| $I_{IH}$  | Input High Current                 | ENx, SELx, $\mu$ MR/OE          | $V_{DD} = V_{IN} = 3.465V$                   |                 |      | 5              | $\mu A$ |
|           |                                    | CLK0, CLK_SEL                   |                                              |                 |      | 150            |         |
| $I_{IL}$  | Input Low Current                  | ENx, SELx, $\mu$ MR/OE          | $V_{DD} = 3.465V, V_{IN} = 0V$               | -150            |      |                |         |
|           |                                    | CLK0, CLK_SEL                   |                                              | -5              |      |                |         |
| $V_{OH}$  | Output High Voltage <sup>(1)</sup> |                                 | $V_{DDOX} = 3.3V \pm 5\%$                    | 2.6             |      |                | V       |
|           |                                    |                                 | $V_{DDOX} = 2.5V \pm 5\%$                    | 1.8             |      |                |         |
|           |                                    |                                 | $V_{DDOX} = 1.8V \pm 5\%$<br>$I_{OH} = -2mA$ | $V_{DD} - 0.45$ |      |                |         |
|           |                                    |                                 | $V_{DDOX} = 1.5V \pm 5\%$                    | $V_{DD} - 0.2$  |      |                |         |
| $V_{OL}$  | Output Low Voltage <sup>(1)</sup>  |                                 | $V_{DDOX} = 3.3V \pm 5\%$                    |                 |      | 0.5            |         |
|           |                                    |                                 | $V_{DDOX} = 2.5V \pm 5\%$                    |                 |      | 0.5            |         |
|           |                                    |                                 | $V_{DDOX} = 1.8V \pm 5\%$<br>$I_{OH} = -2mA$ |                 |      | 0.45           |         |
|           |                                    |                                 | $V_{DDOX} = 1.5V \pm 5\%$                    |                 |      | 0.45           |         |
| $I_{OZL}$ | Output Tristate Current Low        |                                 |                                              | -5              |      |                | $\mu A$ |
| $I_{OZH}$ | Output Tristate Current High       |                                 |                                              |                 |      | 5              |         |

**Notes:**

1. Outputs terminate with  $50\Omega$  to  $V_{DDOX}/2$ . See Parameter Measurement information, Output Load Test Circuit

**Differential DC Characteristics, ( $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40^\circ$  to  $+85^\circ C$ )**

| Symbol    | Parameter                                  |       | Test Conditions                | Min.      | Typ. | Max.            | Units   |
|-----------|--------------------------------------------|-------|--------------------------------|-----------|------|-----------------|---------|
| $I_{IH}$  | Input High Current                         | nCLK1 | $V_{IN} = V_{DD} = 3.465V$     |           |      | 5               | $\mu A$ |
|           |                                            | CLK1  | $V_{IN} = V_{DD} = 3.465V$     |           |      | 150             |         |
| $I_{IL}$  | Input Low Current                          | nCLK1 | $V_{IN} = 0V, V_{DD} = 3.465V$ | -150      |      |                 |         |
|           |                                            | CLK1  | $V_{IN} = 0V, V_{DD} = 3.465V$ | -5        |      |                 |         |
| $V_{PP}$  | Peak-to-peak Input Voltage                 |       |                                | 0.15      |      | 1.3             | V       |
| $V_{CMR}$ | Common mode input voltage <sup>(1,2)</sup> |       |                                | GND + 0.5 |      | $V_{DD} - 0.85$ |         |

**Notes:**

1. For single ended application, the maximum input voltage for CLK1, nCLK1 is  $V_{DD} + 0.3V$ .
2. Common mode voltage is defined as  $V_{IH}$ .


**AC Characteristics, ( $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDOX} = 1.5V \pm 5\%$  to  $3.3V \pm 5\%$ ,  $T_A = -40^\circ$  to  $+85^\circ C$ )<sup>(7)</sup>**

| Symbol    | Parameter                            |                            | Test Conditions             | Min. | Typ. | Max. | Units |
|-----------|--------------------------------------|----------------------------|-----------------------------|------|------|------|-------|
| $f_{MAX}$ | Output Frequency                     |                            |                             |      |      | 250  | MHz   |
| $T_{PLH}$ | Propagation Delay, Low to High       | CLK0 <sup>(1)</sup>        | $V_{DDOX} = 3.3V$           | 2.3  | 3.4  | 3.9  | ns    |
|           |                                      | CLK1, nCLK1 <sup>(2)</sup> |                             | 2.5  | 3.4  | 3.9  |       |
|           |                                      | CLK0 <sup>(1)</sup>        | $V_{DDOX} = 2.5V$           | 2.3  | 3.5  | 4.0  |       |
|           |                                      | CLK1, nCLK1 <sup>(2)</sup> |                             | 2.5  | 3.5  | 4.0  |       |
|           |                                      | CLK0 <sup>(1)</sup>        | $V_{DDOX} = 1.8V$           | 2.4  | 3.9  | 4.7  |       |
|           |                                      | CLK1, nCLK1 <sup>(2)</sup> |                             | 2.6  | 3.9  | 4.7  |       |
|           |                                      | CLK0 <sup>(1)</sup>        | $V_{DDOX} = 1.5V$           | 2.5  | 4.5  | 5.5  |       |
|           |                                      | CLK1, nCLK1 <sup>(2)</sup> |                             | 2.7  | 4.5  | 5.5  |       |
| $tsk(b)$  | Bank skew <sup>(3)</sup>             |                            | Measured on the rising edge |      |      | 50   | ps    |
| $tsk(o)$  | Output skew <sup>(4)</sup>           |                            | Measured on the rising edge |      |      | 100  |       |
| $tsk(pp)$ | Part-to-Part skew <sup>(5)</sup>     |                            |                             |      |      | 800  |       |
| $t_R/t_F$ | Output Rise/Fall Time <sup>(5)</sup> |                            | 20% to 80%                  | 200  |      | 700  |       |
| odc       | Output duty cycle                    |                            | $f < 175MHz$                | 45   |      | 55   | %     |
|           |                                      |                            | $f \geq 175MHz$             | 40   |      | 60   |       |
| $t_{EN}$  | Output enable time <sup>(6)</sup>    |                            |                             |      |      | 25   | ns    |
| $t_{DIS}$ | Output Disable Time <sup>(6)</sup>   |                            |                             |      |      | 25   |       |


**Notes:**

1. Measured from the  $V_{DD}/2$  of the input to  $V_{DDOX}/2$  of the output
2. Measured from the differential input crossing point to  $V_{DDOX}/2$  of the output
3. Defined as a skew within a bank with equal load conditions
4. Defined as a skew between outputs at the same supply voltage, same frequency, and with equal load conditions. Measured at  $V_{DDOX}/2$
5. Defined as a skew between outputs on a different device's operation at the same supply voltages and with equal load conditions. Using the same type of input on each device, the output is measured at  $V_{DDOX}/2$ .
6. These parameters are guaranteed by characterization. Not tested in production.
7. All parameters are measured at 250MHz with  $SELx[0:1] = 1$  unless noted otherwise.


## Parameter Measuremetn Information




3.3V Core/3.3V Output Load AC Test Circuit




3.3V Core/2.5V Output Load AC Circuit



3.3V Core/1.8V Output Load AC Test Circuit



Differential Input Level



3.3V Core/1.5 Oputput Load AC Test Circuit

## Applications Information

### *Wiring the differential input to accept single ended levels*

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_{REF} = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the  $V_{REF}$  in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{DD} = 3.3V$ ,  $V_{REF}$  should be 1.25V and  $R1/R2 = 0.609$ .





Figure 1: Single-ended Signal Driving Differential Input

**Package Mechanical: 56-Contact QFN (ZB)**

## Ordering Information

| Ordering Code | Package Code | Package Type                    |
|---------------|--------------|---------------------------------|
| PI6C487020ZBE | ZB           | Pb-free & Green, 56-Contact QFN |

**Notes:**

1. Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)
2. Number of Transistors = TBD