### INTEGRATED CIRCUITS

# DATA SHEET

## TDA7050T Low voltage mono/stereo power amplifier

Product specification
File under Integrated Circuits, IC01

July 1994





## Low voltage mono/stereo power amplifier

**TDA7050T** 

#### **GENERAL DESCRIPTION**

The TDA7050T is a low voltage audio amplifier for small radios with headphones (such as watch, pen and pocket radios) in mono (bridge-tied load) or stereo applications.

#### **Features**

- Limited to battery supply application only (typ. 3 and 4 V)
- Operates with supply voltage down to 1,6 V
- · No external components required
- · Very low quiescent current
- Fixed integrated gain of 26 dB, floating differential input
- Flexibility in use mono BTL as well as stereo
- Small dimension of encapsulation (see package design example).

#### **QUICK REFERENCE DATA**

Supply voltage range	V <sub>P</sub>		1,6 to 6,0	V
Total quiescent current (at V <sub>P</sub> = 3 V)	$I_{tot}$	typ.	3,2	mA
Bridge tied load application (BTL)				
Output power at $R_L = 32 \Omega$				
$V_P = 3 \text{ V; d}_{tot} = 10\%$	$P_{o}$	typ.	140	mW
D.C. output offset voltage between the outputs	$ \Delta V $	max.	70	mV
Noise output voltage (r.m.s. value)				
at f = 1 kHz; $R_S = 5 k\Omega$	$V_{no(rms)}$	typ.	140	$\mu V$
Stereo application				
Output power at $R_L = 32 \Omega$				
$d_{tot} = 10\%; V_P = 3 V$	$P_{o}$	typ.	35	mW
$d_{tot} = 10\%$ ; $V_P = 4.5 \text{ V}$	$P_{o}$	typ.	75	mW
Channel separation at $R_S = 0 \Omega$ ; $f = 1 \text{ kHz}$	α	typ.	40	dB
Noise output voltage (r.m.s. value)				
at f = 1 kHz; $R_S = 5 \text{ k}\Omega$	$V_{no(rms)}$	typ.	100	$\mu V$

#### **PACKAGE OUTLINE**

8-lead mini-pack; plastic (SO8; SOT96A); SOT96-1; 1996 July 24.

## Low voltage mono/stereo power amplifier

**TDA7050T** 

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage  $V_{P}$  max. 6 V Peak output current  $I_{OM}$  max. 150 mA


Total power dissipation see derating curve Fig.1

Storage temperature range  $T_{\rm stg}$   $-55~{\rm to}+150~{\rm ^{\circ}C}$ 

Crystal temperature  $T_{\rm c}$  max. 100 °C

A.C. and d.c. short-circuit duration

at  $V_P = 3.0 \text{ V (during mishandling)}$   $t_{sc}$  max. 5 s



#### SO PACKAGE DESIGN EXAMPLE

To achieve the small dimension of the encapsulation the SO package is preferred with only 8 pins. Because a heatsink is not applicable, the dissipation is limited by the thermal resistance of the 8-pin SO encapsulation until:

$$\frac{T_{j \text{ max}} - T_{amb}}{R_{th j - a}} = \frac{100 - 60}{160} = 0.25 \text{ W}$$

## Low voltage mono/stereo power amplifier

**TDA7050T** 

### **CHARACTERISTICS**

 $V_{P}\!=\!3$  V; f = 1 kHz;  $R_{L}\!=\!32~\Omega;\,T_{amb}\!=\!25~^{\circ}C;$  unless otherwise specified

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply					
Supply voltage	V <sub>P</sub>	1,6	_	6,0	V
Total quiescent current	I <sub>tot</sub>	_	3,2	4	mA
Bridge-tied load application (BTL); see Fig.4					
Output power*					
$V_P = 3.0 \text{ V; } d_{tot} = 10\%$	Po	_	140	_	mW
$V_P = 4.5 \text{ V; } d_{tot} = 10\% \text{ (R}_L = 64 \Omega)$	Po	_	150	_	mW
Voltage gain	G <sub>v</sub>	_	32	_	dB
Noise output voltage (r.m.s. value)					
$R_S = 5 \text{ k}\Omega; f = 1 \text{ kHz}$	V <sub>no(rms)</sub>	_	140	_	μV
$R_S = 0 \Omega$ ; f = 500 kHz; B = 5 kHz	V <sub>no(rms)</sub>	_	tbf	_	μV
D.C. output offset voltage (at $R_S = 5 \text{ k}\Omega$ )	ΔV	_	_	70	mV
Input impedance (at R <sub>S</sub> = ∞)	Z <sub>i</sub>	1	_	_	ΜΩ
Input bias current	l <sub>i</sub>	_	40	_	nA
Stereo application; see Fig.5					
Output power*					
$V_P = 3.0 \text{ V; } d_{tot} = 10\%$	Po	_	35	_	mW
$V_P = 4.5 \text{ V}; d_{tot} = 10\%$	Po	_	75	_	mW
Voltage gain	G <sub>v</sub>	24.5	26	27.5	dB
Noise output voltage (r.m.s. value)					
$R_S = 5 \text{ k}\Omega; f = 1 \text{ kHz}$	V <sub>no(rms)</sub>	_	100	_	μV
$R_S = 0 \Omega$ ; f = 500 kHz; B = 5 kHz	V <sub>no(rms)</sub>	_	tbf	_	μV
Channel separation					
$R_S = 0 \Omega$ ; $f = 1 \text{ kHz}$	α	30	40	_	dB
Input impedance (at R <sub>S</sub> = ∞)	$ Z_i $	2	_	_	ΜΩ
Input bias current	I <sub>i</sub>	_	20	_	nA

<sup>\*</sup>Output power is measured directly at the output pins of the IC. It is shown as a function of the supply voltage in Fig.2 (BTL application) and Fig.3 (stereo application).

## Low voltage mono/stereo power amplifier

**TDA7050T** 




Fig.2 Output power across the load impedance ( $R_L$ ) as a function of supply voltage ( $V_P$ ) in BTL application. Measurements were made at f = 1 kHz;  $d_{tot}$  = 10%;  $T_{amb}$  = 25 °C.






Fig.3 Output power across the load impedance ( $R_L$ ) as a function of supply voltage ( $V_P$ ) in stereo application. Measurements were made at f = 1 kHz;  $d_{tot}$  = 10%;  $T_{amb}$  = 25 °C.

## Low voltage mono/stereo power amplifier

**TDA7050T** 

#### **APPLICATION INFORMATION**






## Low voltage mono/stereo power amplifier

**TDA7050T** 

#### **PACKAGE OUTLINE**

SO8: plastic small outline package; 8 leads; body width 3.9 mm

SOT96-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	5.0 4.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039	0.057 0.049	0.01		0.0098 0.0075	0.20 0.19	0.16 0.15	0.050	0.24 0.23	0.041	0.039 0.016	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT96-1	076E03S	MS-012AA			<del>92-11-17</del> 95-02-04	

July 1994 7

## Low voltage mono/stereo power amplifier

TDA7050T

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at  $45 \,^{\circ}\text{C}$ .

#### Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

## Low voltage mono/stereo power amplifier

**TDA7050T** 

#### **DEFINITIONS**

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	

#### Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

#### **Application information**

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.