

October 2007

# FAN7371 High-Current High-Side Gate Drive IC

#### **Features**

- Floating Channel for Bootstrap Operation to +600V
- 4A/4A Sourcing/Sinking Current Driving Capability
- Common-Mode dv/dt Noise Canceling Circuit
- 3.3V and 5V Input Logic Compatible
- Output In-phase with Input Signal
- Under- Voltage Lockout for V<sub>BS</sub>
- 25V Shunt Regulator on V<sub>DD</sub> and V<sub>BS</sub>
- 8-Lead Small Outline Package (SOP)

### **Applications**

- High-Speed Gate Driver
- Sustain Switch Driver in PDP Application
- Energy-Recovery Circuit Switch Driver in PDP Application
- High-Power Buck Converter
- Motor Drive Inverter

### Description

The FAN7371 is a monolithic high-side gate drive IC, which can drive high-speed MOSFETs and IGBTs that operate up to +600V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross-conduction.

Fairchild's high-voltage process and common-mode noise canceling techniques provide stable operation of the high-side driver under high dv/dt noise circumstances. An advanced level-shift circuit offers high-side gate driver operation up to  $V_S$ =-9.8V (typical) for  $V_{RS}$ =15V.

The UVLO circuit prevents malfunction when  $V_{BS}$  is lower than the specified threshold voltage.

The high-current and low-output voltage drop feature makes this device suitable for sustain and energy recovery circuit switches driver in the Plasma Display Panel application, motor drive inverter, switching power supply, and high-power DC-DC converter applications.

8-SOP



### **Ordering Information**

Part Number	Package	Pb-Free	Operating Temperature Range	Packing Method
FAN7371M	8-SOP	Yes	-40°C ~ 125°C	TUBE
FAN7371MX	0-301	163	-40 0 * 123 0	TAPE & REEL

#### Note:

1 These devices passed wave soldering test by JESD22A-111.

# **Typical Application Diagrams**




Figure 1. Floated Bidirectional Switch and Half-Bridge Driver: PDP application





Figure 2. Step-Down (Buck) DC-DC Converter Application

# **Internal Block Diagram**



FAN7371 Rev.04

Figure 3. Functional Block Diagram

# **Pin Configuration**




Figure 4. Pin Configuration (Top View)

### **Pin Definitions**

Pin #	Name	Description	
1	V <sub>DD</sub>	Supply Voltage	
2	IN	Logic Input for High-Side Gate Driver Output	
3	NC	No Connection	
4	GND	Ground	
5	NC	No Connection	
6	V <sub>S</sub>	High-Voltage Floating Supply Return	
7	НО	High-Side Driver Output	
8	V <sub>B</sub>	High-Side Floating Supply	

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.  $T_A=25^{\circ}C$  unless otherwise specified.

Symbol	Characteristics	Min.	Max.	Unit
V <sub>S</sub>	High-Side Floating Offset Voltage	V <sub>B</sub> -V <sub>SHUNT</sub>	V <sub>B</sub> +0.3	V
V <sub>B</sub>	High-Side Floating Supply Voltage <sup>(2)</sup>	-0.3	625.0	V
V <sub>HO</sub>	High-Side Floating Output Voltage	V <sub>S</sub> -0.3	V <sub>B</sub> +0.3	V
$V_{\mathrm{DD}}$	Low-Side and Logic Supply Voltage <sup>(2)</sup>	-0.3	V <sub>SHUNT</sub>	V
V <sub>IN</sub>	Logic Input Voltage	-0.3	V <sub>DD</sub> +0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate		± 50	V/ns
P <sub>D</sub>	Power Dissipation <sup>(3, 4, 5)</sup>		0.625	W
$\theta_{\sf JA}$	Thermal Resistance		200	°C/W
T <sub>JMAX</sub>	Maximum Junction Temperature		150	°C
T <sub>STG</sub>	Storage Temperature	-55	150	°C

#### Notes:

- 2 This IC contains a shunt regulator on V<sub>DD</sub> and V<sub>BS</sub> with a normal breakdown voltage of 25V. Please note that this supply pin should not be driven by a low-impedance voltage source greater than the V<sub>SHUNT</sub> specified in the Electrical Characteristics section
- 3 Mounted on 76.2 x 114.3 x 1.6mm PCB (FR-4 glass epoxy material).
- 4 Refer to the following standards:
  JESD51-2: Integral circuits thermal test method environmental conditions, natural convection, and
  JESD51-3: Low effective thermal conductivity test board for leaded surface mount packages.
- 5 Do not exceed power dissipation (P<sub>D</sub>) under any circumstances.

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Min.	Max.	Unit
V <sub>B</sub>	High-Side Floating Supply Voltage	V <sub>S</sub> +10	V <sub>S</sub> +20	V
$V_S$	High-Side Floating Supply Offset Voltage	6-V <sub>DD</sub>	600	V
V <sub>HO</sub>	High-Side Output Voltage	V <sub>S</sub>	$V_{B}$	V
V <sub>IN</sub>	Logic Input Voltage	GND	$V_{DD}$	V
$V_{DD}$	Supply Voltage	10	20	V
T <sub>A</sub>	Operating Ambient Temperature	-40	125	°C

### **Electrical Characteristics**

 $V_{BIAS}(V_{DD}, V_{BS})$ =15.0V,  $T_A$  = 25°C, unless otherwise specified. The  $V_{IN}$  and  $I_{IN}$  parameters are referenced to GND. The  $V_O$  and  $I_O$  parameters are relative to  $V_S$  and are applicable to the respective output HO.

Symbol	Characteristics	Test Condition	Min.	Тур.	Max.	Unit
POWER	SUPPLY SECTION				ı	ı
$I_{QDD}$	Quiescent V <sub>DD</sub> Supply Current	V <sub>IN</sub> =0V or 5V		25	70	μΑ
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>IN</sub> =20KHz, No Load		35	100	μΑ
BOOTST	RAPPED SUPPLY SECTION		1	1	ı	I
V <sub>BSUV+</sub>	V <sub>BS</sub> Supply Under-Voltage Positive Going Threshold Voltage	V <sub>IN</sub> =0V, V <sub>BS</sub> =Sweep	8.2	9.2	10.2	V
V <sub>BSUV</sub> -	V <sub>BS</sub> Supply Under-Voltage Negative Going Threshold Voltage	V <sub>IN</sub> =0V, V <sub>BS</sub> =Sweep	7.5	8.5	9.5	V
V <sub>BSHYS</sub>	V <sub>BS</sub> Supply Under-Voltage Lockout Hysteresis Voltage	V <sub>IN</sub> =0V, V <sub>BS</sub> =Sweep		0.7		V
I <sub>LK</sub>	Offset Supply Leakage Current	V <sub>B</sub> =V <sub>S</sub> =600V			10	μΑ
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>IN</sub> =0V or 5V		60	120	μΑ
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	C <sub>LOAD</sub> =1000pF, f <sub>IN</sub> =20KHz, rms value		1.0	2.8	mA
SHUNT I	REGULATOR SECTION					
V <sub>SHUNT</sub>	V <sub>DD</sub> and V <sub>BS</sub> Shunt Regulator Clamping Voltage	I <sub>SHUNT</sub> =5mA	24	25		V
INPUT L	OGIC Section			l.	I	
$V_{IH}$	Logic "1" Input Voltage		2.5			V
V <sub>IL</sub>	Logic "0" Input Voltage				0.8	V
I <sub>IN+</sub>	Logic Input High Bias Current	V <sub>IN</sub> =5V		45	70	μΑ
I <sub>IN-</sub>	Logic Input Low Bias Current	V <sub>IN</sub> =0V			2	μΑ
R <sub>IN</sub>	Input Pull-down Resistance		70	110		ΚΩ
GATE D	RIVER OUTPUT SECTION		. / .	•	,	
V <sub>OH</sub>	High-Level Output Voltage (V <sub>BIAS</sub> - V <sub>O</sub> )	No Load	1.		1.2	V
V <sub>OL</sub>	Low-Level Output Voltage	No Load			30	mV
I <sub>O+</sub>	Output High, Short-Circuit Pulsed Current <sup>(6)</sup>	V <sub>HO</sub> =0V, V <sub>IN</sub> =5V, PW ≤10μs	3.0	4.0		Α
I <sub>O-</sub>	Output Low, Short-Circuit Pulsed Current <sup>(6)</sup>	V <sub>HO</sub> =15V,V <sub>IN</sub> =0V, PW ≤10μs	3.0	4.0		Α
V <sub>S</sub>	Allowable Negative V <sub>S</sub> pin Voltage for IN Signal Propagation to HO			-9.8	-7.0	V

#### Note:


### **Dynamic Electrical Characteristics**

 $\label{eq:VDD} V_{DD} = V_{BS} = 15 \text{V, GND} = 0 \text{V, C}_{LOAD} = 1000 \text{pF, T}_{A} = 25 ^{\circ} \text{C, unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t <sub>on</sub>	Turn-on Propagation Delay Time	V <sub>S</sub> =0V		150	210	ns
t <sub>off</sub>	Turn-off Propagation Delay Time	V <sub>S</sub> =0V		150	210	ns
t <sub>r</sub>	Turn-on Rise Time			25	50	ns
t <sub>f</sub>	Turn-off Fall Time			15	40	ns

<sup>6</sup> These parameters guaranteed by design.

# **Typical Characteristics**







Figure 5. Turn-on Propagation Delay vs. Temp.

Figure 6. Turn-off Propagation Delay vs. Temp.







Figure 7. Turn-on Rise Time vs. Temp.

Figure 8. Turn-off Fall Time vs. Temp.







Figure 9. Operating  $V_{DD}$  Supply Current vs. Temp.

Figure 10. Operating  $V_{\mbox{\footnotesize{BS}}}$  Supply Current vs. Temp.

# Typical Characteristics (Continued)







Figure 11. V<sub>BS</sub> UVLO+ vs. Temp.

Figure 12.  $V_{\rm BS}$  UVLO- vs. Temp.







Figure 13. Logic High Input Voltage vs. Temp.

Figure 14. Logic Low Input Voltage vs. Temp.







Figure 15. Input Pull-down Resistance vs. Temp.

Figure 16. High-Level Output Voltage vs. Temp.

### **Typical Characteristics** (Continued)







Figure 17. Output High, Short-Circuit Pulsed Current vs. Temp.

Figure 18. Output Low, Short-Circuit Pulsed Current vs. Temp.







Figure 19. Output High, Short-Circuit Pulsed Current vs. Supply Voltage

Figure 20. Output Low, Short-Circuit Pulsed Current vs. Supply Voltage






Figure 21. Quiescent V<sub>DD</sub> Supply Current vs. Supply Voltage

Figure 22. Quiescent V<sub>BS</sub> Supply Current vs. Supply Voltage

# **Switching Time Definitions**

# **Timing Diagram**








Figure 23. Switching Time Test Circuit and Waveform Definitions


# **Physical Dimensions**











#### NOTES: UNLESS OTHERWISE SPECIFIED

- A) THIS PACKAGE CONFORMS TO JEDEC MS-012, VARIATION AA, ISSUE C,
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS.
- D) LANDPATTERN STANDARD: SOIC127P600X175-8M.
- E) DRAWING FILENAME: M08AREV13

Figure 24. 8-Lead Small Outline Package (SOP)





#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

**ACEx®** Green FPS™ Power247® SuperSOT™-8 POWEREDGE® Build it Now™ Green FPS™ e-Series™ SyncFET™ Power-SPM™ CorePLUS™ The Power Franchise® GTO™ PowerTrench®  $CROSSVOLT^{\text{TM}}$ i-Lo™ p wer franchise Programmable Active Droop™  $CTL^{TM}$ IntelliMAX™ Current Transfer Logic™ QFET<sup>®</sup> TinyBoost™ ISOPLANAR™ EcoSPARK<sup>®</sup> QS™ TinyBuck™ MegaBuck™ TinyLogic<sup>®</sup> QT Optoelectronics™ MICROCOUPLER™  $\bar{\text{Fairchild}}^{\text{@}}$ Quiet Series™ TINYOPTO™ MicroFET™ TinyPower™ RapidConfigure™ Fairchild Semiconductor® MicroPak™ TinyPWM™ SMART START™ FACT Quiet Series™ MillerDrive™ TinyWire™ **FACT**<sup>®</sup> SPM<sup>®</sup> Motion-SPM™ FAST® OPTOLOGIC® STEALTH™ μSerDes™ FastvCore™ OPTOPLANAR® SuperFET™ UHC® FPS™ SuperSOT™-3 UniFET™

#### **DISCLAIMER**

FRFET®

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

SuperSOT™-6

#### LIFE SUPPORT POLICY

Global Power Resource<sup>SM</sup>

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.

PDP-SPM™

Power220®

A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

 $VCX^{TM}$ 

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.

Rev. I31