
Frame-Processing Accelerator for TI380C2x and TI380C3x

- Supports Ti380C2x and Ti380C3x Token-Ring Adapters
- Supports Ti380C2x Ethernet[™] Adapters
- Supports 4- or 6-MHz Adapter Local Bus Operation
- Interfaces Directly to TI380C2x Network Commprocessors™
- Hardware Capture of Network Statistics
- Increases Adapter Frame-Processing Rate to up to 28K Frames per Second
- Single 5-V Supply
- 0.8-μm CMOS Technology
- 52-Pin Plastic Leaded Chip Carrier (FN)
- Operating Temperature Range 0°C to 70°C



description

The TI380FPAA frame-processing accelerator (FPA) provides hardware to accelerate the processing rate of frames by the network communications processor (commprocessor). It supports a 4-MHz or 6-MHz adapter local-bus operation. The CPU of a normal TI380C2x or TI380C3x adapter is responsible for frame transport between network and host, gathering of adapter and network statistics, local network management protocols, and medium-access-control (MAC) protocols. The TI380FPAA puts the performance bottlenecks of frame transport and statistics-gathering into dedicated hardware, leaving the CPU to run MAC and management protocols. It is a drop-in replacement for the TI380FPA device.

The TI380FPAA is responsible for:

- Managing all commprocessor protocol handler (PH) operations. The FPA manages all receive- and transmit-frame queues.
- Managing adapter buffers. The FPA manages all adapter memory buffers, allocating them to the appropriate queues as required.
- Managing host direct memory access (DMA) by way of the commprocessor system interface (SIF) DMA controller.
- Managing frame transfers to the host. The FPA manages queues of frames to and from the host, manages
 rx/tx list information, and coordinates the two.
- Gathering adapter and network statistics in dedicated hardware counters.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PacketBlaster and Commprocessor are trademarks of Texas Instruments Incorporated. Ethernet is a registered trademark of Xerox Corporation.



description (continued)





Figure 1. Network Commprocessor Applications Diagram

functional block diagram

TI380FPAA attaches directly to the adapter local memory bus of a TI380C2x or TI380C3x commprocessor. Generally, FPA pins should be directly connected to like-named pins of the TI380C2x and TI380C3x.



Terminal Functions

TERMINA	TERMINAL						
NAME NO.		1/0†	DESCRIPTION				
EXTINT0	35	0	FPA interrupt request (see Note 1)				
MADH0 MADH1 MADH2 MADH3 MADH4 MADH5 MADH6 MADH7	8 9 10 13 15 18 19 20	I/O	High byte of local memory address, data, and status bus. For the first quarter of the local memory cycle, MADH0-MADH7 carry address bits AX4 and A0 to A6; for the second quarter, they carry status bits; and for the third and fourth quarters, they carry data bits D0 to D7. The most significant bit is MADH0, and the least significant bit is MADH7. Memory Cycle 1Q 2Q 3Q 4Q Signal AX4, A0-A6 Status D0-D7 D0-D7				
MADL0 MADL1 MADL2 MADL3 MADL4 MADL5 MADL6 MADL7	47 48 49 50 52 2 4 5	I/O	Low byte of local memory address, data, and status bus. For the first quarter of the local memory cycle, MADL0-MADL7 carry address bits A7 to A14; for the second quarter, they carry address bits AX4 and A0 to A6; and for the third and fourth quarters, they carry data bits D8 to D15. The most significant bit is MADL0, and the least significant bit is MADL7. Memory Cycle 1Q 2Q 3Q 4Q Signal A7-A14 AX4, A0-A6 D8-D15 D8-D15				
MAL	32	0	Memory-address latch. MAL is a strobe signal for sampling the address at the start of the memory cycle; it is used by SRAMs and EPROMs. The full 20-bit word address is valid on MAX0, MAXPH, MAX2, MAXPL, MADH0 – MADH7, and MADL0 – MADL7. Three 8-bit transparent latches can be used to retain a 20-bit static address throughout the cycle. Rising edge = No signal latching Falling edge = Allows the above address signals to be latched				
MANTO MANT1	39 38	I	Test pin inputs. MANT0 and MANT1 should be left unconnected (see Note 2). Module-in-place test mode is achieved by tying MANT0 and MANT1 to ground. In this mode, all TI380FPAA output pins are in the high-impedance state and internal pullups on all TI380FPAA inputs are disabled (except MANT0 and MANT1).				
MAXO	30	I/O	Local memory extended address bit. MAX0 drives AX0 at row-address time, which can be located by MRAS. Normally, MAX0 drives A12 at column address and data time for all cycles. Memory Cycle 1Q 2Q 3Q 4Q Signal AX0 A12 A12 A12				
MAX2	28	I/O	Local memory extended address bit. MAX2 drives AX2 at row-address time, which can be located by MRAS. Normally, MAX2 drives A14 at column address and data time for all cycles. Memory Cycle 1Q 2Q 3Q 4Q Signal AX2 A14 A14 A14				
MAXPH	7	I/O	High byte of local memory extended address and parity. For the first quarter of a memory cycle, MAXPH carries the extended address bit AX1; for the second quarter of a memory cycle, MAXPH carries the extended address bit AX0; and for the last half of the memory cycle, MAXPH carries the parity bit for the high-data byte. Memory Cycle 1Q 2Q 3Q 4Q Signal AX1 AX0 Parity Parity				

 $\dagger I = input, O = output$

NOTES: 1. Pin has an open-collector output. EXTINTO should have an individual 1-kΩ pullup resistor. A 4.7-kΩ resistor can lead to transmit underruns in the adapter system and should not be used. For this reason, a 1-kΩ resistor is specified.

2. Pin has an internal pullup device to maintain a high-voltage level when left unconnected (no etch or loads). Alternatively, both pins tied together can be pulled high through a single 4.7-Ω pullup resistor.



Terminal Functions (Continued)

TEDMIN	TERMINAL					
NAME	NO.	1/0†	DESCRIPTION			
MAXPL	6	I/O	Low byte of local memory extended address and parity. For the first quarter of a memory cycle, MAXPL carries the extended address bit AX3; for the second quarter of a memory cycle, MAXPL carries extended address bit AX2; and for the last half of the memory cycle, MAXPL carries the parity bit for the low-data byte. Memory Cycle 1Q 2Q 3Q 4Q Signal AX3 AX2 Parity Parity			
MBCLK1	43	1	Local bus clock 1. MBCLK1 is referenced for all local bus transfers.			
MBEN	21	0	Buffer enable. MBEN enables the bidirectional buffer outputs on the MADH, MAXPH, MAXPL, and MADL buses during the data phase. MBEN is used in conjunction with MDDIR, which selects the buffer output direction. H = Buffer output disabled L = Buffer output enabled			
MBGR	37	ı	Local bus grant. MBGR indicates that the FPA has been granted access to the adapter local memory bus.			
MBRQ	34	I/O	Local bus request. MBRQ is used by the FPA to request bus-master access to the adapter local memory bus. The FPA also monitors MBRQ to allow it to defer to other higher-priority bus requests (see Note 1).			
MCAS	26	0	Column-address strobe for DRAMs. The column address is valid for the 3/16 of the memory cycle following the row-address portion of the cycle. MCAS is driven low every memory cycle while the column address is valid on MADL0 – MADL7, MAXPH, and MAXPL, except when one of the following conditions occurs: 1) When the address accessed is a TI380C2x or TI380C3x internal register (>01.0100 – >01.01FF). 2) When the address accessed is in the TI380C2x or TI380C3x external device address range (>01.0200 – >01.02FF). This address range includes the FPA registers. 3) When the BOOT bit in the SIFACL register is zero and the address accessed is in adapter ROM address range (>00.0000–>00.FFFE or >1F.0000–>1F.FFFE).			
MDDIR	31	I/O	Data direction. MDDIR is used for direction control for bidirectional bus drivers. MDDIR becomes valid before MBEN becomes active. H = TI380FPAA memory bus write L = TI380FPAA memory bus read			
MOE	22	0	Memory output enable. MOE is used to enable the outputs of the DRAM memory during a read cycle. MOE is high for EPROM or BIA ROM read cycles. MOE remains inactive high to keep DRAM outputs tri-stated: 1) When the address read is a TI380C2x or TI380C3x internal register (>01.0100->01.01FF). 2) When the address read is in the TI380C2x or TI380C3x external device address range (>01.0200->01.02FF). This address range includes the FPA registers. 3) When the BOOT bit in the SIFACL register is zero and the address read is in adapter ROM-address range (>00.0000->00.FFFE or 1F.0000-1F.FFFE). H= Disable DRAM outputs L= Enable DRAM outputs			

 \dagger I = input, O = output

NOTE 1: Pin has an open-collector output. $\overline{\text{EXTINT0}}$ should have an individual 1-k Ω pullup resistor. A 4.7-k Ω resistor can lead to transmit underruns in the adapter system and should not be used. For this reason, a 1-k Ω resistor is specified.




Terminal Functions (Continued)

TERMINAL I/O		1/0†	DESCRIPTION
MRAS	23	0	Row-address strobe for DRAMs. The row address lasts for the first 5/16 of the memory cycle. MRAS is driven low every memory cycle while the row address is valid on MADL0-MADL7, MAXPH, and MAXPL for both RAM and register-access cycles.
MRESET	41	ı	Memory-bus reset. MRESET is the reset signal provided by the Tl380C2x or Tl380C3x and is used to reset and initialize the FPA internal logic. While MRESET is asserted, all FPA output pins are in the high-impedance state.
MW	24	0	Local-memory write. \overline{MW} is used to specify a write cycle on the local-memory bus. The data on the MADH0-MADH7 and MADL0-MADL7 buses is valid while \overline{MW} is low. DRAMs latch data on the falling edge \overline{MW} , while SRAMs latch data on the rising edge of \overline{MW} . H = Not a local-memory write cycle L = Local-memory write cycle
NC	33 42		No connect. Do not connect these pins.
PLLCAP	45	I	Phase-locked loop (PLL) tuning capacitor (see Note 3)
V _{DDL}	17 36	I	Positive supply voltage for digital logic. All V _{DDL} pins must be attached to the common system power supply plane.
V _{DD}	3 16 29	I	Positive supply voltage for output buffers. All V _{DD} pins must be attached to the common system power supply plane.
PLLV _{DD}	46	I	Positive supply voltage for phase-locked loop (see Note 4)
VSSC	1 14 27	I	Ground reference for output buffers (clean ground). All V _{SSC} pins must be attached to the common system ground plane.
VSSL	11 40	I	Ground reference for digital logic. All V _{SSL} pins must be attached to the common system ground plane.
V _{SS}	12 25 51	I	Ground connections for output buffers. All V _{SS} pins must be attached to common system ground plane.
PLLVSS	44	I	Ground reference for phase-locked loop. Attach to the common system ground plane.

 $\dagger I = input, O = output$

NOTES: 3. The PLLCAP requires the following connection: These components must be placed as close as possible to PLLCAP.

 Isolate PLLV_{DD} to a separate PLL power pad with ferrite bead separation from the common system power supply plane. A 0.1-μF decoupling capacitor on PLLV_{DD} is also necessary as shown. These components must be placed as close as possible to PLLV_{DD}.



instructions for reading TI380FPAA silicon revision code

The TI380FPAA contains a register that returns a hard-wired value reflecting the revision of the TI380FPAA silicon. The register can be read only before the CPHALT bit (in the SIFACL register) is cleared and the bring-up diagnostics (BUD) begins executing.

The following steps should be taken to read the revision register:

- 1. Set the ARESET bit in the SIFACL register (bit 8) to 1.
- 2. Wait a minimum of 14 µs for the reset to take place.
- 3. Clear the ARESET bit and set the CPHALT bit in the same write to the SIFACL register.
- 4. One hundred microseconds after step 3, read adapter memory location 01.023E to obtain the silicon revision level.

Steps 1 through 3 are explained in more detail in the *TMS380 Second-Generation Token-Ring User's Guide* (literature number SPWU005).

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V _{DD} (see Note 5)	– 0.6 to 7 V
Input voltage range (see Note 5)	– 0.3 V to 20 V
Output voltage range	– 2 V to 7 V
Power dissipation	0.5 W
Operating free-air temperature range, TA	0°C to 70°C
Storage temperature range, T _{stg}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 5: Voltage values are with respect to Vss.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	4.75	5	5.25	V
VSS	Supply voltage (see Note 6)	0	0	0	V
٧ _{IH}	High-level input voltage	2		V _{DD} +0.3	V
V _{IL}	Low-level input voltage, TTL-level signal (see Note 7)	-0.3		0.8	V
loh	High-level output current			-400	μΑ
loL	Low-level output current (see Note 8)			2	mA
TA	Operating free-air temperature	0		70	°C

NOTES: 6. All V_{SS} pins should be routed to system ground to minimize inductance.

- 7. The algebraic convention, where the more negative (less positive) limit is designated as a minimum, is used for logic-voltage levels only.
- 8. Output current of 2 mA is sufficient to drive five low-power Schottky TTL loads or ten advanced low-power Schottky TTL loads (worst case).



SPWS038 - MAY 1997

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CON (SEE N	MIN	MAX	UNIT	
Vон	High-level output voltage, TTL-level signal (see Note 10)	$V_{DD} = MIN,$	$I_{OH} = MAX$	2.4		V
VOL	Low-level output voltage, TTL-level signal	$V_{DD} = MIN,$	$I_{OL} = MAX$		0.6	V
lo-	High-impedance output current	$V_{DD} = MAX$,	$V_0 = 2.4 \text{ V}$		20	μΑ
loz	riign-impedance output current	$V_{DD} = MAX$,	$V_0 = 0.4 V$		- 20	
II Input current, any input or input/output pin $V_I = V_{SS}$ to V_{DD})		± 20	μΑ	
I _{DD}	Supply current	$V_{DD} = MAX$			110	mA
Ci	Input capacitance, any input	f = 1 MHz,	Others at 0 V		15	pF
Co	Output capacitance, any output or input/output	f = 1 MHz,	Others at 0 V		15	pF

NOTES: 9. For conditions shown as MIN or MAX, use the appropriate value specified under the recommended operating conditions.

^{10.} The following signals require an external pullup resistor: EXTINTO and MBRQ.

PARAMETER MEASUREMENT INFORMATION

test measurement

Outputs are driven to a minimum high-logic level of 2.4 V and to a maximum low-logic level of 0.6 V. These levels are compatible with TTL devices.


Output transition times are specified as follows: for a high-to-low transition on either an input or output signal, the level at which the signal is said to be no longer high is 2 V, and the level at which the signal is said to be low is 0.8 V. For a low-to-high transition, the level at which the signal is said to be no longer low is 0.8 V, and the level at which the signal is said to be high is 2 V, as shown in Figure 2.

The rise and fall times are not specified but are assumed to be those of standard TTL devices, which are typically 1.5 ns.



Figure 2. Output Transition

The test load circuit shown in Figure 3 represents the programmable load of the tester-pin electronics, which is used to verify timing parameters of the TI380FPAA output signals.



Where: I_{OL} = 2 mA DC-level verification (all outputs)

 $I_{OH} = 400 \, \mu A$ (all outputs)

V_{LOAD} = 1.5 V, typical dc-level verification

0.7 V, typical timing verification

C_T = 65 pF, typical load-circuit capacitance

Figure 3. Test-Load Circuit

PARAMETER MEASUREMENT INFORMATION

timing parameters

The timing parameters for all the pins of the TI380FPAA are shown in the following tables and are illustrated in the accompanying figures. The purpose of these figures and tables is to quantify the timing relationships among the various signals. The parameters are numbered for convenience.

static signals

The following table lists signals that are not allowed to change dynamically and have no timing associated with them. They should be strapped high or low as required.

SIGNAL	FUNCTION
MANT0	Test pin for TI manufacturing test [†]
MANT1	Test pin for TI manufacturing test [†]

[†] For unit-in-place test

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as shown below:

DR	DRVR	RS	MRESET
DRN	DRVR	VDD	V_{DDL}
OSC	OSCIN		
SCK	SBCLK		

Lower-case subscripts are defined as follows:

С	cycle time	r	rise time
d	delay time	sk	skew
h	hold time	su	setup time
W	pulse duration (width)	t	transition time


The following additional letters and phrases are defined as follows:

Н	High	Z	High impedance
L	Low	Falling edge	No longer high
V	Valid	Rising edge	No longer low

timing requirements over recommended operating conditions for power up, MBCLK1, and MRESET (see Figure 4)

NO.			MIN	MAX	UNIT
100†	t _{r(VDD)}	Rise time, 1.2 V to minimum V _{DD} -high level		1	ms
111†	^t d(CKV)	Delay time, minimum V _{DD} -high level to MBCLK1 valid		3	ms
117 [†]	th(VDDH-RSL)	Hold time, MRESET low after V _{DD} reaches minimum high level	5		ms
118†	^t w(RSH)	Pulse duration, MRESET high	14		μs
119†	^t w(RSL)	Pulse duration, MRESET low	14		μs

[†] This specification is provided as an aid to board design. It is not assured during manufacturing testing.



NOTE A: In order to represent the information in one illustration, nonactual phase and timebase characteristics are shown. Refer to specified parameters for precise information.

Figure 4. Power Up, MBCLK1, and MRESET Timing

timing requirements over recommended operating conditions for MBCLK1 (see Figure 5)

NO.		MIN	MAX	UNIT
1	Period of MBCLK1	4t _M		ns
2	Pulse duration, MBCLK1 high	2t _M -9		ns
3	Pulse duration, MBCLK1 low	2t _M -9		ns
4	Transition time, MBCLK1	5		ns




Figure 5. Clock Timing: MBCLK1

timing requirements over recommended operating conditions for FPA bus master: MAL, MRESET, and address (see Figure 6)

NO.		MIN	MAX	UNIT
8	Setup time, address/enable on MAX0 and MAX2 before MBCLK1 no longer high	t _M -9		ns
9	Setup time, row address on MADL0-MADL7, MAXPH, and MAXPL before MBCLK1 no longer high	t _M -14		ns
10	Setup time, address on MADH0-MADH7 before MBCLK1 no longer high	t _M -14		ns
11	Setup time, MAL high before MBCLK1 no longer high	t _M -13		ns
12	Setup time, address on MAX0 and MAX2 before MBCLK1 no longer low	0.5t _M -9		ns
13	Setup time, column address on MADL0-MADL7, MAXPH, and MAXPL before MBCLK1 no longer low	0.5t _M -9		ns
14	Setup time, status on MADH0-MADH7 before MBCLK1 no longer low	0.5t _M -9		ns
126	Delay time, MBCLK1 no longer low to MRESET valid	0	20	ns
129	Hold time, column address/status after MBCLK1 no longer low	t _M -7		ns




Figure 6. FPA Bus Master Timing: MAL, MRESET, and ADDRESS

FPA bus master timing: MRAS, MCAS, and MAL to ADDRESS (see Figure 7)

NO.		MIN	MAX	UNIT
15	Setup time, row address on MADL0 – MADL7, MAXPH, and MAXPL before MRAS no longer high	1.5t _M – 11.5		ns
16	Hold time, row address on MADL0-MADL7, MAXPH, and MAXPL after MRAS no longer high	t _M -6.5		ns
17	Delay time, MRAS no longer high to MRAS no longer high in the next memory cycle	8t _M		ns
18	Pulse duration, MRAS low	4.5t _M −9		ns
19	Pulse duration, MRAS high	3.5t _M -9		ns
20	Setup time, column address (MADL0-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) before MCAS no longer high	0.5t _M -9		ns
21	Hold time, column address (MADL0-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) after $\overline{\text{MCAS}}$ low	t _M -9		ns
22	Hold time, column address (MADL0-MADL7, MAXPH, and MAXPL) and status (MADH0-MADH7) after $\overline{\text{MRAS}}$ no longer high	2.5t _M -6.5		ns
23	Pulse duration, MCAS low	3t _M -9		ns
24	Pulse duration, MCAS high, refresh cycle follows read or write cycle	2t _M -9		ns
25	Hold time, row address on MADL0-MADL7, MAXPH, and MAXPL after MAL low	1.5t _M -9		ns
26	Setup time, row address on MADL0 – MADL7, MAXPH, and MAXPL before MAL no longer high	t _M -9		ns
27	Pulse duration, MAL high	t _M -9		ns
28	Setup time, address/enable on MAX0 and MAX2 before MAL no longer high	t _M -9		ns
29	Hold time, address/enable of MAX0 and MAX2 after MAL low	1.5t _M -9		ns
30	Setup time, address on MADH0-MADH7 before MAL no longer high	t _M -9		ns
31	Hold time, address on MADH0-MADH7 after MAL low	1.5t _M -9		ns

PARAMETER MEASUREMENT INFORMATION




Figure 7. FPA Bus Master Timing: MRAS, MCAS, and MAL to ADDRESS

FPA bus master timing: read cycle (see Figure 8)

 $t_{\mbox{\scriptsize M}}$ is the cycle time of one-eighth of a local-memory cycle (20.83 ns minimum for a 6-MHz local bus or 31.25 ns minimum for a 4-MHz local bus).

NO.		MIN	MAX	UNIT
32	Access time, address/enable valid on MAX0 and MAX2 to valid data/parity		6t _M – 23	ns
33	Access time, address valid on MAXPH, MAXPL, MADH0-MADH7, and MADL0-MADL7 to valid data/parity		6t _M -23	ns
35	Access time, MRAS low to valid data/parity		4.5t _M -21.5	ns
36	Hold time, valid data/parity after MRAS no longer low	0		ns
37†	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7 and MADL0-MADL7 after MRAS high (see Note 11)	2t _M -10.5		ns
38	Access time, MCAS low to valid data/parity		3t _M -23	ns
39	Hold time, valid data/parity after MCAS no longer low	0		ns
40†	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADL0-MADL7 after MCAS high (see Note 11)	2t _M -13		ns
41	Delay time, MCAS no longer high to MOE low		t _M +13	ns
42†	Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADL0-MADL7, and MADH0-MADH7 before MOE no longer high	0		ns
43	Access time, MOE low to valid data/parity		2t _M -25	ns
44	Pulse duration, MOE low	2t _M -9		ns
45	Delay time, MCAS low to MOE no longer low	3t _M -9		ns
46	Hold time, valid data/parity in after MOE no longer low	0		ns
47†	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADL0-MADL7 after MOE high (see Note 11)	2t _M -15		ns
48†	Setup time, address/status in the high-impedance state on MAXPH, MAXPL, MADL0-MADL7, and MADH0-MADH7, before MBEN no longer high	0		ns
49	Access time, MBEN low to valid data/parity		2t _M -25	ns
50	Pulse duration, MBEN low	2t _M -9		ns
51	Hold time, valid data/parity after MBEN no longer low	0		ns
52†	Hold time, address in the high-impedance state on MAXPH, MAXPL, MADH0-MADH7, and MADL0-MADL7 after MBEN high (see Note 11)	2t _M -15		ns
53	Hold time, MDDIR high after MBEN high, read follows write cycle	1.5t _M -12		ns
54	Setup time, MDDIR low before MBEN no longer high	3t _M -9		ns
55	Hold time, MDDIR low after MBEN high, write follows read cycle	3t _M -12		ns

† This specification has been characterized to meet stated value. This parameter is not tested.

NOTE 11: The data/parity that exists on the address lines will most likely achieve the high-impedance state sometime later than the rising edge of MRAS, MCAS, MOE, or MBEN (between MIN and MAX of timing parameter 36) and will be a function of the memory being read. The MIN time given represents the time from the rising edge of MRAS, MCAS, MOE, or MBEN to the beginning of the next address and does not represent the actual high-impedance state on the address bus.

PARAMETER MEASUREMENT INFORMATION




Figure 8. FPA Bus Master Timing: Read Cycle

FPA bus master timing: write cycle (see Figure 9)

NO.		MIN	MAX	UNIT
58	Setup time, MW low before MRAS no longer low	1.5t _M – 9		ns
60	Setup time, MW low before MCAS no longer low	1.5t _M -6.5		ns
63	Setup time, valid data/parity before MW no longer high	0.5t _M -11.5		ns
64	Pulse duration, MW low	2.5t _M -9		ns
65	Hold time, data/parity out valid after MW high	0.5t _M -10.5		ns
66	Setup time, address valid on MAX0 and MAX2 before MW no longer low	7t _M -11.5		ns
67	Hold time, MRAS low to MW no longer low	5.5t _M -9		ns
69	Hold time, MCAS low to MW no longer low	4t _M -11.5		ns
70	Setup time, MBEN low before MW no longer high	1.5t _M -13.5		ns
71	Hold time, MBEN low after MW high	0.5t _M -6.5		ns
72	Setup time, MDDIR high before MBEN no longer high	2t _M -9	·	ns
73	Hold time, MDDIR high after MBEN high	1.5t _M -12		ns




Figure 9. FPA Bus Master Timing: Write Cycle



tiiming requirements over recommended operating conditions for FPA slave: read cycle (see Figure 10)

NO.		MIN MAX	UNIT
84	Setup time, address on MAX0, MAX2 before MBCLK1 falling edge, FPA-slave read	10	ns
85	Hold time, address on MAX0, MAX2 after MBCLK1 falling edge, FPA-slave read	0	ns
86	Setup time, valid address before MBCLK1 falling edge, FPA-slave read	10	ns
87	Hold time, valid address after MBCLK1 falling edge, FPA-slave read	0	ns
88	Setup time, address in the high-impedance state before MBCLK1 falling edge, FPA-slave read	0	ns
89	Setup time, data/parity valid after MBCLK1 falling edge, FPA-slave read	0.5t _M + 10	ns
90	Hold time, data/parity valid after MBCLK1 falling edge, FPA-slave read	2t _M	ns
91	Setup time, data/parity in the high-impedance state after MBCLK1 falling edge, FPA-slave read	2t _M + 9	ns
92	Setup time, MDDIR low after MBCLK1 falling edge, FPA-slave read	t _M – 15	ns
93	Hold time, MDDIR low after MBCLK1 falling edge, FPA-slave read	t _M	ns




Figure 10. FPA Slave Timing: Read Cycle

timing requirements over recommended operating conditions for FPA slave: write cycle (see Figure 11)

NO.		MIN	MAX	UNIT
84	Setup time, address on MAX0, MAX2 before MBCLK1 falling edge, FPA-slave read 10			
85	Hold time, address on MAX0, MAX2 after MBCLK1 falling edge, FPA-slave read 0			
86	Setup time, valid address before MBCLK1 falling edge, FPA-slave read	10		ns
87	Hold time, valid address after MBCLK1 falling edge, FPA-slave read	0		ns
96	Setup time, valid data/parity after MBCLK1 falling edge, FPA-slave write	t _M – 15		ns
97	Hold time, valid data/parity after MBCLK1 falling edge, FPA-slave write	tM		ns
98	Setup time, MDDIR high after MBCLK1 falling edge, FPA-slave write	t _M – 15		ns
99	Hold time, MDDIR high after MBCLK1 falling edge, FPA-slave read	t _M		ns




Figure 11. FPA Slave Timing: Write Cycle

timing requirements over recommended operating conditions for FPA slave: status-monitoring (see Figure 12)

 $t_{\mbox{\scriptsize M}}$ is the cycle time of one-eighth of a local-memory cycle (20.83 ns minimum for a 6-MHz local bus or 31.25 ns minimum for a 4-MHz local bus).

NO.		MIN	MAX	UNIT
100	Setup time, valid bus status on MADH0-MADH7 after MBCLK1 falling edge, FPA-slave cycle	2t _M – 5		ns
101	Hold time, valid bus status on MADH0-MADH7 after MBCLK1 falling edge, FPA-slave cycle	2t _M + 10		ns




Figure 12. FPA Slave Timing: Status-Monitoring

timing requirements over recommended operating conditions for FPA bus arbitration: arbitration handshake (see Figure 13)

NO.		MIN	MAX	UNIT
76	Setup time, MBRQ output low before MBCLK1 falling edge, FPA-bus request	10		ns
77	Hold time, MBRQ output low after MBCLK1 falling edge, FPA-bus request	3t _M		ns
78	Delay time, MBGR low after MBCLK1 falling edge, bus granted to FPA	10		ns
81	Setup time, MBRQ input valid before MBCLK1 falling edge, request override	0		ns
82	Hold time, MBRQ input valid before MBCLK1 falling edge, request override	tM		ns
83	Delay time, MBGR high after MBCLK1 falling edge, bus taken from FPA	0		ns




Figure 13. FPA Bus Arbitration: Arbitration Handshake



FPA bus arbitration: FPA takes control of bus (see Figure 14)

NO.		MIN	MAX	UNIT
79	Hold time, FPA valid in the high-impedance state after MBCLK1 falling edge, bus-resume	2t _M – 13		ns
80	Delay time, MBCLK1 falling edge to FPA valid, bus-resume	2	2t _M + 9	ns




Figure 14. FPA Bus Arbitration: FPA Takes Control of Bus

FPA bus arbitration: FPA releases control of bus (see Figure 15)

NO.		MIN	MAX	UNIT
74	Hold time, FPA valid after MBCLK1 falling edge, bus-release	2.5t _M - 13		ns
74a	Hold time, MBEN valid after MBCLK1 falling edge, bus-release	3t _M – 13		ns
75	Delay time, MBCLK1 falling edge to FPA in the high-impedance state, bus-release		2.5t _M	ns
75a	Delay time, MBCLK1 falling edge to MBEN in the high-impedance state, bus-release		3t _M	ns




Figure 15. FPA Bus Arbitration: FPA Releases Control of Bus




MECHANICAL DATA

FN (S-PQCC-J**)

20 PIN SHOWN

PLASTIC J-LEADED CHIP CARRIER



NO. OF			D1/E1		D2/E2		
PINS **	MIN	MAX	MIN	MAX	MIN	MAX	
20	0.385 (9,78)	0.395 (10,03)	0.350 (8,89)	0.356 (9,04)	0.141 (3,58)	0.169 (4,29)	
28	0.485 (12,32)	0.495 (12,57)	0.450 (11,43)	0.456 (11,58)	0.191 (4,85)	0.219 (5,56)	
44	0.685 (17,40)	0.695 (17,65)	0.650 (16,51)	0.656 (16,66)	0.291 (7,39)	0.319 (8,10)	
52	0.785 (19,94)	0.795 (20,19)	0.750 (19,05)	0.756 (19,20)	0.341 (8,66)	0.369 (9,37)	
68	0.985 (25,02)	0.995 (25,27)	0.950 (24,13)	0.958 (24,33)	0.441 (11,20)	0.469 (11,91)	
84	1.185 (30,10)	1.195 (30,35)	1.150 (29,21)	1.158 (29,41)	0.541 (13,74)	0.569 (14,45)	

4040005/B 10/94

NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated