

# 8K x 8 Power-Switched and Reprogrammable PROM

#### **Features**

- CMOS for optimum speed/power
- Windowed for reprogrammability
- High speed
  - -20 ns (Commercial)
  - 25 ns (Military)
- Low power
  - 660 mW (Commercial)
  - -770 mW (Military)
- Super low standby power (7C261)
  - Less than 220 mW when deselected
  - Fast access: 20 ns
- EPROM technology 100% programmable
- Slim 300-mil or standard 600-mil packaging available
- 5V  $\pm$  10% V<sub>CC</sub>, commercial and military
- Capable of withstanding greater than 2001V static discharge
- TTL-compatible I/O
- · Direct replacement for bipolar PROMs


### **Functional Description**

The CY7C261, CY7C263, and CY7C264 are high-performance 8192-word by 8-bit CMOS PROMs. When deselected,


the CY7C261 automatically powers down into a low-power standby mode. It is packaged in a 300-mil-wide package. The CY7C263 and CY7C264 are packaged in 300-mil-wide and 600-mil-wide packages respectively, and do not power down when deselected. The reprogrammable packages are equipped with an erasure window; when exposed to UV light, these PROMs are erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide intelligent programming algorithms.

The CY7C261, CY7C263, and CY7C264 are plug-in replacements for bipolar devices and offer the advantages of lower power, superior performance and programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet DC and AC specification limits.

Read is accomplished by placing an active LOW signal on  $\overline{CS}$ . The contents of the memory location addressed by the address line  $(A_0-A_{12})$  will become available on the output lines  $(O_0-O_7)$ .



For an 8K x 8 Registered PROM, see the CY7C265.



### **Selection Guide**

		7C261-20 7C263-20 7C264-20	7C261-25 7C263-25 7C264-25	7C261-35 7C263-35 7C264-35	7C261-45 7C263-45 7C264-45	7C261-55 7C263-55 7C264-55	Unit
Maximum Access Time		20	25	35	45	55	ns
Maximum Operating Current	Commercial	120	120	100	100	100	mA
	Military		140	120	120	120	mA
Maximum Standby Current (7C261 only)	Commercial	40	40	30	30	30	mA
	Military		40	30	30	30	mA

## Maximum Ratings<sup>[1]</sup>

•	
(Above which the useful life may be impailines, not tested.)	ired. For user guide-
Storage Temperatures	65°C to+150°C
Ambient Temperature with Power Applied	55°C to+125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	0.5V to+7.0V
DC Voltage Applied to Outputs in High Z State	0.5V to+7.0V
DC Input Voltage	3.0V to + 7.0V
DC Program Voltage (Pin 19 DIP, Pin 23 LCC)	13.0V

Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA
UV Exposure	7258 Wsec/cm <sup>2</sup>

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to + 70°C	5V ± 10%
Military <sup>[2]</sup>	–55°C to + 125°C	5V ± 10%

#### Notes:

- The volatge on any input or I/O pin cannot exceed the power pin during power-up.
  T<sub>A</sub> is the "instant on" case temperature.



## **Electrical Characteristics** Over the Operating Range<sup>[3,4]</sup>

			7C263	-20, 25 -20, 25 -20, 25	7C263-3	5, 45, 55 5, 45, 55 5, 45, 55		
Parameter	Description	Test Conditio	ns	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.$	0 mA	2.4				V
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.$	0 mA			2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8 m (6 mA Mil)	ıΑ		0.4			V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 16	mA				0.4	V
V <sub>IH</sub>	Input HIGH Level			2.0		2.0		V
V <sub>IL</sub>	Input LOW Level				0.8		0.8	V
I <sub>IX</sub>	Input Current	$GND \le V_{IN} \le V_{CC}$		-10	+10	-10	+10	μΑ
V <sub>CD</sub>	Input Diode Clamp Voltage			No	te 4	Note 4		
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$	Com'l	-10	+10	-10	+10	μΑ
		Output Disabled	Mil	-40	+40	-40	+40	μΑ
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	$V_{CC} = Max., V_{OUT} = GI$	ND	-20	-90	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	$V_{CC} = Max., f = Max.$	Com'l		120		100	mA
		$I_{OUT} = 0 \text{ mA}$	Mil		140		120	
I <sub>SB</sub>	Standby Supply Current (7C261)	$\frac{V_{CC}}{CS} = Max.,$	Com'l		40		30	mA
		CS ≥ V <sub>IH</sub>	Mil		40		30	
V <sub>PP</sub>	Programming Supply Voltage			12	13	12	13	V
I <sub>PP</sub>	Programming Supply Current				50		50	mA
V <sub>IHP</sub>	Input HIGH Programming Voltage			4.75		4.75		V
V <sub>ILP</sub>	Input LOW Programming Voltage				0.4		0.4	V

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	10	pF


#### Notes:


See the last page of this specification for Group A subgroup testing information.
 See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
 For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.]



#### AC Test Loads and Waveforms<sup>[4]</sup>

#### Test Load for -20 through -30 speeds






Equivalent to: THÉVENIN EQUIVALENT  $R_{TH}\,200\Omega\;(250\Omega\;\text{MIL})$ 

OUTPUT O 2.0V(1.9VMIL)

#### Test Load for -35 through -55 speeds



Equivalent to: THÉVENIN EQUIVALENT


OUTPUT O  $R_{TH} 100\Omega$  O 2.0V

### **Switching Characteristics** Over the Operating Range [1,3,4]

		7C261-20 7C263-20 7C264-20		7C26	61-25 63-25 64-25	5 7C263-35		7C261-45 7C263-45 7C264-45		7C261-55 7C263-55 7C264-55		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t <sub>AA</sub>	Address to Output Valid		20		25		35		45		55	ns
t <sub>HZCS1</sub>	Chip Select Inactive to High Z (7C263 and 7C264)		12		12		20		30		35	ns
t <sub>HZCS2</sub>	Chip Select Inactive to High Z (7C261)		20		25		35		45		55	ns
t <sub>ACS1</sub>	Chip Select Active to Output Valid (7C263 and 7C264)		12		12		20		30		35	ns
t <sub>ACS2</sub>	Chip Select Active to Output Valid (7C261)		20		25		35		45		55	ns
t <sub>PU</sub>	Chip Select Active to Power-Up (7C261)	0		0		0		0		0		ns
t <sub>PD</sub>	Chip Select Inactive to Power-Down (7C261)		20		25		35		45		55	ns



### Switching Waveforms<sup>[4]</sup>



#### **Erasure Characteristics**

Wavelengths of light less than 4000 angstroms begin to erase the devices in the windowed package. For this reason, an opaque label should be placed over the window if the PROM is exposed to sunlight or fluorescent lighting for extended periods of time.

The recommended dose of ultraviolet light for erasure is a wavelength of 2537 angstroms for a minimum dose (UV intensity multiplied by exposure time) of 25 Wsec/cm². For an ultraviolet lamp with a 12 mW/cm² power rating, the exposure time would be approximately 35 minutes. The 7C261 or 7C263 needs to be within 1 inch of the lamp during erasure. Permanent damage may result if the PROM is exposed to high-intensity UV light for an extended period of time. 7258 Wsec/cm² is the recommended maximum dosage.

### **Operating Modes**

#### Read

Read is the normal operating mode for programmed device. In this mode, all signals are normal TTL levels. The PROM is addressed with <u>a</u> 13-bit field, a chip select, (active LOW), is applied to the CS pin, and the contents of the addressed location appear on the data out pins.

#### Program, Program Inhibit, Program Verify

These modes are entered by placing a high voltage  $V_{PP}$  on pin 19, with pins 18 and 20 set to  $V_{ILP}$  In this state, pin 21 becomes a latch signal, allowing the upper 5 address bits to be latched into an onboard register, pin 22 becomes an active LOW program (PGM) signal and pin 23 becomes an active LOW verify (VFY) signal. Pins 22 and 23 should never be active LOW at the same time. The PROGRAM mode exists when PGM is LOW, and VFY is HIGH. The verify mode exists when the reverse is true, PGM HIGH and VFY LOW and the program inhibit mode is entered with both PGM and VFY HIGH. Program inhibit is specifically provided to allow data to be placed on and removed from the data pins without conflict


**Table 1. Mode Selection** 

		Pin Function <sup>[6, 7]</sup>								
	Read or Output Disable	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	cs	O <sub>7</sub> -O <sub>0</sub>		
Mode	Program	NA	V <sub>PP</sub>	LATCH	PGM	VFY	CS	D <sub>7</sub> –D <sub>0</sub>		
Read		A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	V <sub>IL</sub>	O <sub>7</sub> -O <sub>0</sub>		
Output	Disable	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	V <sub>IH</sub>	High Z		
Progra	m	V <sub>ILP</sub>	V <sub>PP</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	D <sub>7</sub> D <sub>0</sub>		
Progra	m Inhibit	V <sub>ILP</sub>	V <sub>PP</sub>	V <sub>ILP</sub>	V <sub>IHP</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	High Z		
Progra	m Verify	V <sub>ILP</sub>	V <sub>PP</sub>	V <sub>ILP</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>ILP</sub>	O <sub>7</sub> -O <sub>0</sub>		
Blank Check		Blank Check		V <sub>ILP</sub>	$V_{PP}$	V <sub>ILP</sub>	V <sub>IHP</sub>	$V_{ILP}$	V <sub>ILP</sub>	O <sub>7</sub> -O <sub>0</sub>

#### Notes:

- 6. X = "don't care" but not to exceed  $V_{CC} \pm 5$ %.
- Addresses A<sub>8</sub>-A<sub>12</sub> must be latched through lines A<sub>0</sub>-A<sub>4</sub> in programming modes.






**Figure 1. Programming Pinouts** 


### **Programming Information**


Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.





### Typical DC and AC Characteristics






















## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
20	CY7C261-20PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C261-20WC	W14	24-Lead (300-Mil) Windowed CerDIP	
25	CY7C261-25JC J64		28-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C261-25PC	P13	24-Lead (300-Mil) Molded DIP	
	CY7C261-25WMB	W14	24-Lead (300-Mil) Windowed CerDIP	Military
35	CY7C261-35PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C261-35WC	W14	24-Lead (300-Mil) Windowed CerDIP	
	CY7C261-35WMB	W14	24-Lead (300-Mil) Windowed CerDIP	Military
45	CY7C261-45PC	P13	224-Lead (300-Mil) Molded DIP	Commercial
	CY7C261-45WC	W14	24-Lead (300-Mil) Windowed CerDIP	
	CY7C261-45WMB	W14	24-Lead (300-Mil) Windowed CerDIP	Military
55	CY7C261-55WC	W14	24-Lead (300-Mil) Windowed CerDIP	Commercial
20	CY7C263-20JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C263-20PC	P13	24-Lead (300-Mil) Molded DIP	
	CY7C263-20WC	W14	24-Lead (300-Mil) Windowed CerDIP	
25	CY7C263-25JC	J64	28-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C263-25PC	P13	24-Lead (300-Mil) Molded DIP	
	CY7C263-25WC	W14	24-Lead (300-Mil) Windowed CerDIP	
	CY7C263-25DMB	D14	24-Lead (300-Mil) CerDIP	Military
	CY7C263-25QMB	Q64	28-Pin Windowed Leadless Chip Carrier	
	CY7C263-25WMB	W14	24-Lead (300-Mil) Windowed CerDIP	
35	CY7C263-35PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C263-35WC	W14	24-Lead (300-Mil) Windowed CerDIP	
	CY7C263-35WMB	W14	24-Lead (300-Mil) Windowed CerDIP	Military
45	CY7C263-45WMB	W14	24-Lead (300-Mil) Windowed CerDIP	Military
55	CY7C263-55JI	J64	28-Lead Plastic Leaded Chip Carrier	Industrial
	CY7C263-55PC	P13	24-Lead (300-Mil) Molded DIP	Commercial
	CY7C263-55WMB	W14	24-Lead (300-Mil) Windowed CerDIP	Military
35	CY7C264-35PC	P11	24-Lead (600-Mil) Molded DIP Co	
45	CY7C264-45WC	W12	24-Lead (600-Mil) Windowed CerDIP	Commercial
	CY7C264-45WMB	W12	24-Lead (600-Mil) Windowed CerDIP	Military
55	CY7C264-55WC	W12	24-Lead (600-Mil) Windowed CerDIP	Commercial



### **MILITARY SPECIFICATION Group A Subgroup Testing**

### **DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub> <sup>[8]</sup>	1, 2, 3

## **Switching Characteristics**

Parameter	Subgroups
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>ACS1</sub> <sup>[9]</sup>	7, 8, 9, 10, 11
t <sub>ACS2</sub> [8]	7, 8, 9, 10, 11

#### Notes:


 <sup>7</sup>C261 only.
 7C263 and 7C264 only.



### **Package Diagrams**

#### 24-Lead (300-Mil) CerDIP D14 MIL-STD-1835 D-9 Config.A PIN 1 DIMENSIONS IN INCHES MIN. MAX. .005 MIN. BASE PLANE <u>290</u> 1.230 155 200 320 1.280 015 .060 .150 MIN .<u>125</u> .200 .009 .012 3° .090 <u>.045</u> .065 .110 SEATING PLANE 330 .015 .020 .390 51-80031


28-Lead Plastic Leaded Chip Carrier J64







## Package Diagrams (continued)

### 24-Lead (600-Mil) Molded DIP P11



### 24-Lead (300-Mil) Molded DIP P13/P13A








## Package Diagrams (continued)

### 28-Pin Windowed Leadless Chip Carrier Q64




51-80089-\*\*




### Package Diagrams (continued)

### 24-Lead (600-Mil) Windowed CerDIP W12



#### 24-Lead (300-Mil) Windowed CerDIP W14 MIL-STD-1835 D-9 Config. A



All product and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C261 CY7C263/CY7C264 8K x 8 Power Switched and Reprogrammable PROM Document Number: 38-04010							
REV.	EV. ECN NO. Issue Orig. of Change Description of Change		Description of Change				
**	113866	3/6/02	DSG	Change from Spec number: 38-00005 to 38-04010			
*A	118895	10/09/02	GBI Update Ordering Information				
*B	122251	12/28/02	RBI	Add power up requirements to Maximum Ratings information			

Document #: 38-04010 Rev. \*B