

**240-OUTPUT LCD ROW DRIVER****DESCRIPTION**

The  $\mu$ PD16666A is a row (common) driver which contains a RAM capable of full-dot LCD display. With 240 outputs, this driver can be combined with a column (segment) driver  $\mu$ PD16661A which contains a RAM to display VGA (640 by 480 dots), 1/2 VGA, or 1/4 VGA, etc. By combining it with the  $\mu$ PD16661A, the  $\mu$ PD16666A can provide four gray levels by frame rate control.

With its built-in display RAM in the column driver, the driver kit can reduce current consumption, thus making it most suitable for the display section of a PDA or portable terminal.

**FEATURES**


- LCD-driven voltage: 20 to 36 V
- Duty: 1/240
- Driving type: 2 lines selected simultaneously
- Output count: 240 outputs
- Capable of gray level display: 4 gray levels (frame rate control)

**ORDERING INFORMATION**

Part No.	Package
$\mu$ PD16666AN-XXX	TCP (TAB)
$\mu$ PD16666AN-051	Standard TCP (OLB: 0.2 mm pitch; folding)

The TCP's external shape is custom-ordered. Therefore, if you have a shape in mind, please contact an NEC salesperson.

## BLOCK DIAGRAM



## BLOCK FUNCTION

### 1. Liquid-crystal drive circuit

This circuit selects and outputs the level for liquid-crystal driving.

One of  $V_{DD}$ ,  $V_{EE}$ , and  $V_1$  is selected by the output of the selection control circuit.

### 2. Selection control circuit

This circuit creates the signal which will select the level of the output signal, based on the output of the shift register circuit and the driving level power selection signals  $L_1$  and  $L_2$ .

### 3. Bidirectional shift register circuit

This refers to the 120-bit bidirectional shift register circuit. The  $DIR$  signal can be used to switch over the shift direction.

The data that has been entered from the  $FRMB$  terminal is shifted by the row drive signal strobe ( $STB$ ).

### 4. Level shifter circuit

This circuit transforms the 5-V signals to the high-voltage signals for liquid-crystal driving.

## PIN FUNCTIONS

Classification	Pin Name	Input/Output	Pad No.	Function
Power	V <sub>CC1</sub> V <sub>SS</sub> V <sub>DD</sub> V <sub>EE</sub> V1			5 V power for level shifter GND power for level shifter Power for logic; liquid-crystal drive level power Power for logic; liquid-crystal drive level power (GND) Liquid-crystal drive level power
Liquid-crystal display timing	STB FRMB DOFFB' L1 L2 DIR	I I I I I I		Row drive strobe signal Frame signal Display OFF signal Drive level power selection signal (1st line) Drive level power selection signal (2nd line) Shift direction selection signal: when L (DIR = V <sub>EE</sub> ), X <sub>1</sub> → X <sub>240</sub> when H (DIR = V <sub>DD</sub> ), X <sub>240</sub> → X <sub>1</sub>
Liquid-crystal drive output	X <sub>1</sub> to X <sub>240</sub>	O		Liquid-crystal drive output Selects and outputs one of V <sub>DD</sub> , V <sub>EE</sub> , and V1.

## DETAILS OF PIN FUNCTIONS


- STB (input)**  
 Refers to the input pin of the row drive strobe signal.  
 The bidirectional shift register is shifted at STB's rising edge.
- FRMB (input)**  
 Refers to the input pin of the frame signal.  
 The shift register data is read at STB's rising edge.
- DIR (input)**  
 Refers to the input pin of the drive output's shift direction selection signal.  
 When the shift direction selection signal (DIR) is "L", the shift data (selection signal) is shifted from the drive output X<sub>1</sub> to the X<sub>240</sub> direction. When "H", it is shifted from the X<sub>240</sub> to the X<sub>1</sub> direction.
- DOFFB' (input)**  
 Refers to the input pin of the display OFF signal.  
 It is placed in the display OFF status (all outputs at V1) at the "L" level. In the mean time, it reads the frame signal and returns to the normal display status at the "H" level.
- L1 & L2 (input)**  
 Refer to the input pins of the drive level power selection signal.  
 In the case of the liquid-crystal drive output, the two lines are selected simultaneously by the shift register. L1 selects the first line, and L2 the second line. Both lines select V<sub>DD</sub> at "H", and V<sub>EE</sub> at "L".

## POWER SUPPLY SEQUENCE OF CHIP SET

It is recommended to apply power in the following sequence.

$V_{CC2} \rightarrow V_{CC1} \rightarrow \text{input} \rightarrow V_{DD}, V_{EE} \rightarrow V_0, V_1, V_2$

Be sure to apply LCD drive voltages  $V_0, V_1$ , and  $V_2$  last.




**Note**  $V_{DD}$  and  $V_{EE}$  do not need to be turned ON at the same time.

**Caution** Turn off power to the chip set in the reverse sequence to the power application sequence.

**EXAMPLE OF CONNECTING INTERNAL SCHOTTKY BARRIER DIODE OF MODULE TO REINFORCE POWER SUPPLY PROTECTION**

(Use a Schottky barrier diode with  $V_f = 0.5\text{ V}$  or less.)



# ELECTRICAL SPECIFICATIONS

## Absolute Maximum Ratings (T<sub>A</sub> = 25 °C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Condition	Ratings	Unit
Supply Voltage	V <sub>CC1</sub>		−0.5 to +6.5	V
	V <sub>DD</sub> − V <sub>EE</sub>	V <sub>CC1</sub> ≤ V <sub>DD</sub> , V <sub>EE</sub> ≤ V <sub>SS</sub>	40	
	V <sub>I</sub>		V <sub>EE</sub> − 0.5 to V <sub>DD</sub> + 0.5	
Input Voltage	V <sub>I1</sub>	Other than the DIR pin	−0.5 to V <sub>CC1</sub> + 0.5	
	V <sub>I2</sub>	DIR pin	V <sub>EE</sub> − 0.5 to V <sub>DD</sub> + 0.5	
Output Voltage	V <sub>O</sub>		V <sub>EE</sub> − 0.5 to +V <sub>DD</sub> + 0.5	
Operating Temperature	T <sub>A</sub>		−20 to +70	°C
Storage Temperature	T <sub>stg</sub>		−40 to +125	

## Recommended Operating Range (T<sub>A</sub> = −20 to +70 °C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V <sub>CC1</sub>		4.75		5.25	V
	V <sub>DD</sub> − V <sub>EE</sub>	V <sub>CC1</sub> ≤ V <sub>DD</sub> , V <sub>EE</sub> ≤ V <sub>SS</sub>	20		36	
	V <sub>I</sub>		0		3	
Input Voltage	V <sub>I1</sub>	Other than DIR pin	0		V <sub>CC1</sub>	
	V <sub>I2</sub>	DIR pin	V <sub>EE</sub>		V <sub>DD</sub>	


## DC Characteristics (unless otherwise specified, V<sub>CC1</sub> = 4.75 to 5.25 V, V<sub>DD</sub> − (V<sub>EE</sub>) = 20 to 31 V, V<sub>CC1</sub> ≤ V<sub>DD</sub>, V<sub>EE</sub> ≤ V<sub>SS</sub>, V<sub>I</sub> = 0 to 3 V, V<sub>SS</sub> = 0 V, T<sub>A</sub> = − 20 to +70 °C)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High-Level Input Voltage	V <sub>IH1</sub>	Other than the DIR pin	0.8 V <sub>CC1</sub>			V
	V <sub>IH2</sub>	DIR pin	V <sub>DD</sub> −0.3 (V <sub>DD</sub> −V <sub>EE</sub> )			
Low-Level Input Voltage	V <sub>IL1</sub>	Other than the DIR pin			0.2 V <sub>CC1</sub>	
	V <sub>IL2</sub>	DIR pin			V <sub>EE</sub> +0.3 (V <sub>DD</sub> −V <sub>EE</sub> )	
Driver ON Resistance	R <sub>ON</sub>	Load current = 100 μA		1.0	2.0	kΩ
Input Leakage Current	I <sub>IH1</sub>	V <sub>IN</sub> = V <sub>CC</sub> , other than the DIR pin			1.0	μA
	I <sub>IH2</sub>	V <sub>IN</sub> = V <sub>DD</sub> , DIR pin			25	
	I <sub>IL1</sub>	V <sub>IN</sub> = 0 V, other than the DIR pin			−1.0	
	I <sub>IL2</sub>	V <sub>IN</sub> = V <sub>EE</sub> , DIR pin			−25	
Current Consumption	I <sub>CC1</sub>	Frame frequency 70 Hz at operation		200	320	μA
	I <sub>DD</sub>			120	210	

## AC Characteristics


Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
STB High-Level Width	$t_{wsh}$		500			ns
STB Low-Level Width	$t_{wsl}$		500			
FRMB Setup Time	$t_{sf}$		100			
FRMB Hold Time	$t_{hf}$		100			
STB Rise Time	$t_r$				150	
STB Fall Time	$t_f$				150	
Output Delay Time	$t_{pdsx}$	Output no-load			300	
	$t_{pdout}$				200	

AC CHARACTERISTICS WAVEFORM DIAGRAMS



## LEVEL SELECTION TIMING OF LIQUID-CRYSTAL DRIVE OUTPUT

The FRMB is input in one frame twice. The STB is input into half a frame 121 times, and into one frame 242 times.




**Remark** While the DOFFB' is "L", the X output remains at the V1 level. Afterward, if it becomes "H", the level of the X output is output timed with the above timing.

**Note** When the time lag between STB signal and the L1, L2 signals is large, hazard may occur in output.

## SYSTEM CONFIGURATION EXAMPLE


An example of configuring a liquid-crystal panel of half-VGA size (480 across by 320) by using four column drivers and two row drivers.

- Each column driver sets the LSI No. with PL0, 1, and 2 pins.
- The DIR pins of each column driver are all set to low level.
- Only one of the column drivers is set to the master; all the others are set to the slave. Signals are supplied from the master column driver to the slave column driver and to the row driver.
- Connect an oscillator resistor to the OSC1 and OSC2 pins on the master, and leave these pins open on the slave.
- All the signals from the system (D0 to D15, A0 to A16, CSB, OEB, WEB, UBE, RDY, RESETB, and DOFFB) are connected in parallel to the column driver. Connect a pull-up resistor to the RDY signal.
- The TEST pin is used to test the LSI, and is open or grounded when the system is configured.




This product is the flex specification  
Figures in parenthesis denote a reference value  
Corner radius unless otherwise specified R0.3 mm MAX.  
All tolerances unless otherwise specified  $\pm 0.05$  mm  
This figure is shown from the pattern side  
5-pitch (23.75 mm) feed


Detail of output side test pad and alignment mark (× 20)




Detail of alignment hole (× 20)




A - A' sectional view



TCP tape winding direction





[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.