

# TC9270F, TC9270N


## $\Sigma$ - $\Delta$ Modulation System DA Converter with a Built-In Digital Attenuator Digital Filter

TC9270F, TC9270N are a 2<sup>nd</sup> order  $\Sigma$ - $\Delta$  modulation system 1-bit DA converter with a built-in 8 times over sampling FIR type digital filter developed for digital audio equipment.

As the de-emphasis filter has been incorporation, it is possible to construct small the digital filter~the analog output unit at a low price.

### Features

- Built-in 8 times over-sampling FIR type digital filter.
- Over sampling ratio (OSR) of  $\Sigma$ - $\Delta$  modulation circuit is 384 fs or 256 fs.
- Built-in digital de-emphasis filter.
- Permits microcontrollers to attenuate output levels (128 steps) during serial mode.
- Simultaneous outputs L-ch and R-ch.
- Compatible with double speed operation.
- Built-in digital 0 detection.
- Pin of OSCE can be stopped system clock.
- Characteristics of the digital filter and DA converter are as follows.



### Weight

SOP28-P-450-1.27: 0.8 g (typ.)

SDIP28-P-400-1.78: 2.2 g (typ.)

### Digital Filter

	DIGITAL FILTER	PASS-BAND RIPPLE	TRANSIENT BAND WIDTH	STOP-BAND SUPPRESSION
Standard Operation	8fs	$\pm 0.003$ dB	20k~24.1kHz	-68dB
Double Speed Operation	4fs	$\pm 0.05$ dB	20k~24.1kHz	-40dB

### DA Converter


	OSR	NOISE DISTORTION	S/N RATIO
Standard Operation	384fs	-90dB (TYP)	100dB (TYP)
Double Speed Operation	192fs	-87dB (TYP)	98dB (TYP)

- 2 kinds of package, pin 28 flat package and pin 28 DIP shrunk package.


## Pin Assignment

P/S	1	VDD
RZ	2	LRCK
TEST	3	BCK
VDA	4	DATA
RO	5	RESET
RO	6	OSCE
GNDA	7	ATT (MUTE)
GNDA	8	SHIFT (EM2)
LO	9	LATCH (EM1)
LO	10	MCK
VDA	11	LZ
GNDX	12	C
XI	13	GNDD
XO	14	VDX

## Block Diagram




## Description of Pin Function

No.	Symbol	I/O	Function&Operation	Remarks
1	P/S	I	Parallel control, serial control, switching pin.	Pull-up resistance
2	RZ	O	R-ch digital "0" detection output pin.	
3	TEST	I	Test pin. Normally, use at "H".	Pull-up resistance
4	VDA	—	Analog power supply pin.	
5	RO	O	R-ch data forward output pin.	
6	RO	O	R-ch data reverse output pin.	
7	GNDA	—	Analog ground pin.	
8	GNDA	—	Analog ground pin.	
9	LO	O	L-ch data reverse output pin.	
10	LO	O	L-ch data forward output pin.	
11	VDA	—	Analog power supply pin.	
12	GNDX	—	Crystal oscillator ground Pin.	
13	XI	I	Crystal oscillator connection pin. Connect to a crystal oscillator, generates needed frequency for the system.	 XI XO
14	XO	O		
15	VDX	—	Crystal oscillator power supply pin.	
16	GNDD	—	Digital ground pin.	
17	C	I	Clock Select pin. "L"; 256 fs, "H"; 384 fs.	Pull-up resistance
18	LZ	O	L-ch digital "0" detection output pin.	
19	MCK	O	System clock output pin.	
20	LATCH (EM1)	I	Serial mode: Data latch signal input pin. Parallel mode: De-emphasis filter mode select pin.	Pull-up resistance
21	SHIFT (EM2)	I	Serial mode: Shift clock input pin. Parallel mode: De-emphasis filter mode select pin.	Pull-up resistance
22	ATT (MUTE)	I	Serial mode: Data input pin. Parallel mode: Soft mute control pin. ("H" soft mute ON)	Pull-up resistance
23	OSCE	I	System clock control pin. "L": System clock stop	Pull-up resistance
24	RESET	I	Reset pin. "L": Reset $\Sigma$ - $\Delta$ circuit and ATT data 00 (HEX)	Pull-up resistance
25	DATA	I	Audio data input pin.	
26	BCK	I	Bit clock input pin.	
27	LRCK	I	LR clock input pin.	
28	VDD	—	Digital power supply pin.	

## Operation Description for Each Block

### 1. Crystal Oscillation Circuit and Timing Generator

Clock required for internal operation can be generated when crystal and capacitors are connected as shown in Figure 1. So external system clock signal may be applied to the X1 terminal at Pin 13. However care must be taken in using system clock since the S/N ratio and noise distortion performance can be greatly affected by Jitter, rise and fall characteristics, etc. of system clock.



$$C_L = 22 \text{ pF}$$

Use a crystal with a Low CI value and quick response.

**Figure 1 Configuration of Crystal Oscillation Circuit**

The timing generator generates the timing signal for digital filter, digital attenuator, de-emphasis filter  $\Sigma$ - $\Delta$  demodulator circuit.

C (pin 17)	XI Input Clock
L	256 fs
H	384 fs

Internal system clock can be stopped by OSCE pin but output of DAC will become unstable.

OSCE (pin 23)	System Clock
L	Stop
H	Normal operation


### 2. Data Input Circuit

Data and LRCK are taken into the shift register at the leading edge of BCK.

As shown in the following timing example, it is necessary to input data and LRCK synchronized with the falling edge of BCK.


In parallel mode ( $P/\bar{S} = "H"$ ), input data length is fixed to 16 bits.

In serial mode ( $P/\bar{S} = "L"$ ), input data length can be selected to 16, 18, or 20 bits.



**Figure 2a Example of Input Timing Diagram (16 bit input)**

If BCK is 48 fs or 64 fs, please input DATA as follows.




**Figure 2b Example of Input Timing Diagram (16 bit input) when BCK = 48 fs or 64 fs.**


### 3. Digital Filter, De-Emphasis Filter

Foldover noise component outside the band is removed by the 8 times over-sampling FIR type digital filter. The construction and basic characteristic of the digital filter are changed by the standard and double speed operations.

- Standard operation







- Double speed operation



**Figure 3 Construction of Digital Filter**

**Table 1 Basic Characteristics of Digital Filter (fs = 44.1 kHz)**

Mode	Pass-Band Ripple	Transient Band Width	Stop-Band Suppression
Standard operation	±0.003dB	20.0 k~24.1 kHz	-68dB
Double speed operation	±0.05dB	20.0 k~24.1 kHz	-40dB


**Digital Filter Frequency Characteristics****Standard Operation****Figure 4 Frequency Characteristics (stop band)****Figure 5 Frequency Characteristics (pass band)****Double Speed Operation****Figure 6 Frequency Characteristics (stop band)****Figure 7 Frequency Characteristics (pass band)**

The built-in digital de-emphasis circuit can be set to coup with sampling frequency of 32 kHz, 44.1 kHz, and 48 kHz. The selection is done as shown in the following table.


**Table 2 Truth Table for De-Emphasis Filter Selection**

LATCH ( $\overline{EM1}$ )	H	H	L	L
SHIFT ( $\overline{EM2}$ )	H	L	H	L
MODE (fs SELECT)	44.1	OFF	48	32 (kHz)

Since the de-emphasis filter is a digital circuit, resistors, capacitors, and analog switches are not required. Filter construction is shown below. Filter construction is shown below.



$$\text{Transfer function} = \frac{(a_0 + a_1 Z^{-1})}{(1 - b_1 Z^{-1})}$$



$$T_1 = 50 \mu\text{s}, T_2 = 15 \mu\text{s}$$

**Figure 8 Digital De-Emphasis Filter Construction**

**Figure 9 Filter Characteristics**

#### 4. Interpolation Filter and Dither Circuit

The interpolation filter linearly interpolates 8 fs after the digital filter and over to 16 fs in the dither circuit, DC offset and dither have been added to Data in order to remove noise by the idling pattern peculiar to  $\Sigma\Delta$  Modulation DAC. After adding the dither 384 fs is oversampled in sample and hold circuit.


#### 5. DA Conversion Circuit

2 times  $\Sigma\Delta$  modulation DA converter for 2 channels (simultaneous output type) is incorporated in the TC9270F/N. The internal circuit construction is as shown in Figure 10.

The conversion time for the bitstream output is 1/384 fs. (in 384 fs mode)

In case of CD application, fs = 44.1 kHz  
conversion time

$$\text{Test} = (1/384 \times 44.1 \text{ kHz}) = 59.05 \text{ ns}$$



**Figure 10  $\Sigma\Delta$  Modulation Circuit**

6. The  $\Sigma\Delta$  Modulation Section is Designed to Operate at Same Frequency as the Master Clock in Both Standard and Double Speed Operation.




Figure 11 Noise Shaping Characteristics

## 7. Data Output Circuit

In the data output circuit, the 384 fs or 256 fs data are added to the data shift by rising and falling edge of clock. By differentiating these forward signal and the reverse signal in the external analog circuit, DA conversion of Low distortion factor high S/N ratio be obtained.




Figure 12 Data Output Circuit

## 8. Internal Control Signal Explanation

Parallel and serial control mode can be selected by the  $P/\bar{S}$  terminal. The control functions are example as follow.

### 8-1 Parallel Control Mode ( $P/\bar{S}$ pin = H)

In parallel control mode, Pin 20, 21, 22 are set as follow.

**Table 3 Terminal Name at Parallel Mode**

Pin No.	Pin Name	Function
20	$\bar{EM1}$	De-emphasis control signal 1
21	$\bar{EM2}$	De-emphasis control signal 2
22	MUTE	If set to "H", digital mute for output is ON.


### 8-2 Serial Control Mode ( $P/\bar{S}$ = L: for micro processor control use)

In serial control mode, the TC9270F/N can be controlled by micro processor. The control function of Pin 20, 21, 22 are as

**Table 4 Terminal Name at Serial Mode**

Pin No.	Pin Name	Function
20	LATCH	Data latch for input signal.
21	SHIFT	Shift clock signal input terminal
22	ATT	Att data input terminal

Latch and att signal are entered to the shift register of the LSI at the rising edge of the shift signal. Also, the latch signal should rise after a minimum of  $1.5 \mu s$  of the last data is shifted to the register. If the shift pulse is changed while catch is Low, Mis-operation may occur. Latch should be keep at Low until after D7 is shifted into the register.



A = more  $1.5 \mu s$    B = more  $1.5 \mu s$

**Figure 13 Example for Serial Control Mode Data**

In serial control mode, the control features are as follow.

**Table 5 Serial Mode Control**

Serial Input Data	Control Signal		
D7	0	1	
D6	AT6	0	1
D5	AT5	EMP	—
D4	AT4	CHS	MODE
D3	AT3	MONO	—
D2	AT2	HS	—
D1	AT1	$\mu$ EM2	BIT2
D0	AT0	$\mu$ EM1	BIT1

AT0~6: Attenuation level setting

$\mu$ EM1, 2: De-emphasis option set

HS: Double speed mode setting

BIT1, 2: Input data bit select

MONO: Stereo/mono setting

CHS: Mono mode L/R mode

EMP: De-emphasis ON/OFF

MODE: Digital filter fs selection

(1) Digital attenuator

D7 = L is the command for digital attenuator. It can be set to 28 levels as show below.

**Table 6 Audio Output of Attenuation Data**

Attenuation Control Data D6~D0	Audio Output
7F (HEX)	0dB
7E (HEX)	-0.069dB
:	:
01 (HEX)	-42.076dB
00 (HEX)	$-\infty$

The attenuation value can be calculated from input data as follow:

$$ATT = 20 \log (\text{input data}/127) \text{ dB}$$

Example: In case of attenuator = 7 A

$$ATT = 20 \log (122/127) \text{ dB} = -0.349 \text{ dB}$$

Digital attention change from 0dB to  $-\infty$  with a slope of 1024 s/f

(2) MONO, CHS

- 1) MONO is the command for switching bit stereo and mono mode.  
“H”-MONO “L”-STEREO
- 2) CHS selects the left or right channel in MONO mode.  
“H”-R channel “L”-Left channel

Note 1: In parallel mode, both MONO and CHS are set to “L” an correspond to stereo mode.

**Table 7 Mono, CHS Control Feature**

Mono	CHS	Control Feature
L	L	Stereo mode
L	H	
H	L	mono Left channel
H	H	mono Right channel

(3) MODE, EMP,  $\mu$ EM1,  $\mu$ EM2

These control the fs selection and coefficient selection for De-emphasis filter.

**Table 8 De-Emphasis Filter and Digital Filter Coefficient Setting**

Mode	EMP	$\mu$ EM1	$\mu$ EM2	Dig. Filter Coefficient	De-Emphasis Coefficient
0	—	0	0	44.1 kHz	44.1 kHz
		0	1	44.1 kHz	OFF
		1	0	44.1 kHz	48 kHz
		1	1	44.1 kHz	32 kHz
1	0	0	0	44.1 kHz	OFF
		0	1	44.1 kHz	OFF
		1	0	48 kHz	OFF
		1	1	32 kHz	OFF
1	1	0	0	44.1 kHz	44.1 kHz
		0	1	44.1 kHz	OFF
		1	0	48 kHz	48 kHz
		1	1	32 kHz	32 kHz

(4) HS

HS is for selecting normal speed mode and double speed mode.

“H” Double speed mode “L”-Normal In parallel mode it is fixed to “L” normal speed mode.

(5) BIT1, BIT2


These are for selecting input data length.

**Table 9 Input Data Length Settings**

BIT1	BIT2	Input Data Length
L	—	16
H	L	18
	H	20

## 9. Zero Detect Function

This device has a built-in input data digital zero detection function. If zero data is continued for over ( $2^{15}/fs$ ) sec “LZ” and “RZ” Pin become “H”.



Note 2: Normal data: It's audio data excepting for zero data.

**Figure 14 Zero Detect Cancel Timing**

## 10. Reset Function


The internal circuit can be reset by setting reset bit to “L”.

In reset mode, outputs are as follow.

LO,  $\overline{LO}$  both fixed at “L”

RO,  $\overline{RO}$  both fixed at “H”

Output timing at reset is as follows.



**Figure 15 Reset and Output Relationship**

The clock signal (XI input) is required for resetting internal circuit and output when setting reset to L.

## Maximum Ratings (Ta = 25°C)

Characteristics		Symbol	Rating	Unit
Power supply voltage	V <sub>DD</sub>	—0.3~6.0	V	V
	V <sub>DA</sub>	—0.3~6.0		
	V <sub>DX</sub>	—0.3~6.0		
Input voltage		V <sub>in</sub>	—0.3~V <sub>DD</sub> + 0.3	V
Power dissipation	TC9270F	P <sub>D</sub>	600	mW
	TC9270N		800	
Operating temperature		T <sub>opr</sub>	—35~85	°C
Storage temperature		T <sub>stg</sub>	—55~150	°C

Electrical Characteristics (unless otherwise specified, Ta = 25°C, V<sub>DD</sub> = V<sub>DX</sub> = V<sub>DA</sub> = 5 V)


## DC Characteristics

Characteristics		Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Power supply voltage	V <sub>DD</sub>	—	Ta = —35~85°C	4.5	5.0	5.5	V	V
	V <sub>DX</sub>			4.5	5.0	5.5		
	V <sub>DA</sub>			4.5	5.0	5.5		
Power dissipation		I <sub>DD</sub>	—	XI = 16.9 MHz	—	30	40	mA
Input voltage	“H” level	V <sub>IH</sub>	—	—	V <sub>DD</sub> × 0.7	—	V <sub>DD</sub>	V
	“L” level	V <sub>IL</sub>			0.0	—	V <sub>DD</sub> × 0.3	
Input current	“H” level	I <sub>IH</sub>	—	—	—1.0	—	1.0	μA
	“L” level	I <sub>IL</sub>			—	—	—	—
Pull-up resiso		R <sub>UP</sub>	—	1, 3, 17, 20, 21, 22, 23, Pin 24 Ta = 25°C, at 0 V force measure current.	100	150	300	kΩ

## AC Characteristics (Note 3): Ta = 25°C

Characteristics		Symbol	Test Circuit	Test Condition	Min	Typ.	Max	Unit
Noise distortion	(Note 3)	THD + N	1	1 kHz Sine wave, full-scale input	—	—90	—85	dB
S/N ratio	(Note 3)	S/N	1	—	95	100	—	dB
Dynamic range	(Note 3)	DR	1	1 kHz Sine wave, —60 Input Conversion	90	95	—	dB
Cross-talk	(Note 3)	CT	1	1 kHz Sine wave, full-scale input	—	—95	—90	dB
Operating frequency		f <sub>opr</sub>	—	—	10	16.9344	19.2	MHz
Input frequency		f <sub>LR</sub>	—	LRCK duty cycle = 50%	30	44.1	100	kHz
		f <sub>BCK</sub>		BCK duty cycle = 50%	0.96	1.4112	6.2	MHz
Rise time		t <sub>r</sub>	—	LRCK, BCK (10%~90%)	—	—	15	ns
Fall time		t <sub>f</sub>			—	—	15	ns
Delay time		t <sub>d</sub>	—	BCK  Edge → LRCK, DATA	—50	—	50	ns

### Test Circuit-1; Application Circuit Example 1 is Used.



SG: ANRITSU MG-22A or equivalent


LPF: SHIBASOKU 725C built-in filter

Distortion factor gauge: SHIBASOKU 725C or equivalent


Measuring Item	Distortion Factor Gauge Filter Setting A Weight
THD + N, CT	OFF
S/N, DR	ON

A weight: IEC-A or equivalent

### AC Characteristic Point; (input signal; LRCK, BCK, DATA)




## Application Circuit



**Package Dimensions**

SOP28-P-450-1.27

Unit : mm




Weight: 0.8 g (typ.)

**Package Dimensions**

SDIP28-P-400-1.78

Unit : mm



Weight: 2.2 g (typ.)

**RESTRICTIONS ON PRODUCT USE**

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.  
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.