

# FIN1019 3.3V LVDS High Speed Differential Driver/Receiver

## General Description

This driver and receiver pair are designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates LVTTTL signals to LVDS levels with a typical differential output swing of 350mV and the receiver translates LVDS signals, with a typical differential input threshold of 100mV, into LVTTTL levels. LVDS technology provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed clock or data transfer.

## Features

- Greater than 400Mbps data rate
- 3.3V power supply operation
- 0.5ns maximum differential pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- 100mV receiver input sensitivity
- Fail safe protection open-circuit, shorted and terminated conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Flow-through pinout simplifies PCB layout
- 14-Lead SOIC and TSSOP packages save space

## Ordering Code:

Order Number	Package Number	Package Description
FIN1019M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
FIN1019MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide


Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## Function Table

Inputs			Outputs	
R <sub>IN+</sub>	R <sub>IN-</sub>	R <sub>E</sub>	R <sub>OUT</sub>	
L	H	L	L	
H	L	L	H	
X	X	H	Z	
Fail Safe Condition		L	H	
D <sub>IN</sub>		DE	D <sub>OUT+</sub>	D <sub>OUT-</sub>
L		H	L	H
H		H	H	L
X		L	Z	Z
Open-Circuit or Z		H	L	H

H = HIGH Logic Level      L = LOW Logic Level      X = Don't Care  
Z = High Impedance      Fail Safe = Open, Shorted, Terminated

## Connection Diagram



## Pin Descriptions

Pin Name	Description
D <sub>IN</sub>	LVTTTL Data Input
D <sub>OUT+</sub>	Non-inverting LVDS Output
D <sub>OUT-</sub>	Inverting LVDS Output
DE	Driver Enable (LVTTTL, Active HIGH)
R <sub>IN+</sub>	Non-Inverting LVDS Input
R <sub>IN-</sub>	Inverting LVDS Input
R <sub>OUT</sub>	LVTTTL Receiver Output
R <sub>E</sub>	Receiver Enable (LVTTTL, Active LOW)
V <sub>CC</sub>	Power Supply
GND	Ground
NC	No Connect

FIN1019 3.3V LVDS High Speed Differential Driver/Receiver

**Absolute Maximum Ratings**(Note 1)

Supply Voltage ( $V_{CC}$ )	-0.5V to +4.6V
LVTTTL DC Input Voltage ( $D_{IN}$ , $DE$ , $\overline{RE}$ )	-0.5V to +6V
LVDS DC Input Voltage ( $R_{IN+}$ , $R_{IN-}$ )	-0.5V to 4.7V
LVTTTL DC Output Voltage ( $R_{OUT}$ )	-0.5V to +6V
LVDS DC Output Voltage ( $D_{OUT+}$ , $D_{OUT-}$ )	-0.5V to 4.7V
LVDS Driver Short Circuit Current ( $I_{OSD}$ )	Continuous
LVTTTL DC Output Current ( $I_O$ )	16 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
Max Junction Temperature ( $T_J$ )	150°C
Lead Temperature ( $T_L$ )	
(Soldering, 10 seconds)	260°C
ESD (Human Body Model)	≥ 6500V
ESD (Machine Model)	≥ 300V

**Recommended Operating Conditions**

Supply Voltage ( $V_{CC}$ )	3.0V to 3.6V
Input Voltage ( $V_{IN}$ )	0 to $V_{CC}$
Magnitude of Differential Voltage ( $ V_{ID} $ )	100 mV to $V_{CC}$
Common-Mode Input Voltage ( $V_{IC}$ )	0.05V to 2.35V
Operating Temperature ( $T_A$ )	-40°C to +85°C

**Note 1:** The "Absolute Maximum Ratings" are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

**DC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
LVDS Differential Driver Characteristics						
V <sub>OD</sub>	Output Differential Voltage	R <sub>L</sub> = 100Ω, See Figure 1	250	350	450	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> Magnitude Change from Differential LOW-to-HIGH				25	mV
V <sub>OS</sub>	Offset Voltage		1.125	1.25	1.375	V
ΔV <sub>OS</sub>	Offset Magnitude Change from Differential LOW-to-HIGH				25	mV
I <sub>OZD</sub>	Disabled Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND, DE = 0V			±20	μA
I <sub>OFF</sub>	Power Off Output Current	V <sub>CC</sub> = 0V, V <sub>OUT</sub> = 0V or 3.6V			±20	μA
I <sub>OS</sub>	Short Circuit Output Current	V <sub>OUT</sub> = 0V, DE = V <sub>CC</sub>			−8	mA
		V <sub>OD</sub> = 0V, DE = V <sub>CC</sub>			±8	
LVTTTL Driver Characteristics						
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = −100 μA, $\overline{RE}$ = 0V, See Figure 6 and Table 1	V <sub>CC</sub> −0.2			V
		I <sub>OH</sub> = −8 mA, $\overline{RE}$ = 0V, V <sub>ID</sub> = 400 mV V <sub>ID</sub> = 400 mV, V <sub>IC</sub> = 1.2V, see Figure 6	2.4			
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA, $\overline{RE}$ = 0V, V <sub>ID</sub> = −400 mV See Figure 6 and Table 1			0.2	V
		I <sub>OL</sub> = −8 mA, $\overline{RE}$ = 0V, V <sub>ID</sub> = −400 mV V <sub>ID</sub> = −400 mV, V <sub>IC</sub> = 1.2V, see Figure 6			0.5	
I <sub>OZ</sub>	Disabled Output Leakage Current	V <sub>OUT</sub> = V <sub>CC</sub> or GND, $\overline{RE}$ = V <sub>CC</sub>			±20	μA
LVDS Receiver Characteristics						
V <sub>TH</sub>	Differential Input Threshold HIGH	See Figure 6 and Table 1			100	mV
V <sub>TL</sub>	Differential Input Threshold LOW	See Figure 6 and Table 1	−100			mV
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>CC</sub>			±20	μA
I <sub>I(OFF)</sub>	Power-OFF Input Current	V <sub>CC</sub> = 0V, V <sub>IN</sub> = 0V or 3.6V			±20	μA
LVTTTL Driver and Control Signals Characteristics						
V <sub>IH</sub>	Input HIGH Voltage		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Voltage		GND		0.8	V
I <sub>IN</sub>	Input Current	V <sub>IN</sub> = 0V or V <sub>CC</sub>			±20	μA
I <sub>I(OFF)</sub>	Power-OFF Input Current	V <sub>CC</sub> = 0V, V <sub>IN</sub> = 0V or 3.6V			±20	μA
V <sub>IK</sub>	Input Clamp Voltage	I <sub>IK</sub> = −18 mA	−1.5			V

DC Electrical Characteristics (Continued)						
Device Characteristics						
I <sub>CC</sub>	Power Supply Current	Driver Enabled, Driver Load: R <sub>L</sub> = 100 Ω Receiver Disabled, No Receiver Load			12.5	mA
		Driver Enabled, Driver Load: R <sub>L</sub> = 100 Ω, Receiver Enabled, (R <sub>IN+</sub> = 1V and R <sub>IN-</sub> = 1.4V) or (R <sub>IN+</sub> = 1.4V and R <sub>OUT-</sub> = 1V)			12.5	mA
		Driver Disabled, Receiver Enabled, (R <sub>IN+</sub> = 1V and R <sub>IN-</sub> = 1.4V) or (R <sub>IN+</sub> = 1.4V and R <sub>IN-</sub> = 1V)			7.0	mA
		Driver Disabled, Receiver Disabled			7.0	mA
C <sub>IN</sub>	Input Capacitance	Any LVTTTL or LVDS Input		4		pF
C <sub>OUT</sub>	Output Capacitance	Any LVTTTL or LVDS Output		6		pF
Note 2: All typical values are at T <sub>A</sub> = 25°C and with V <sub>CC</sub> = 3.3V.						
AC Electrical Characteristics						
Over supply voltage and operating temperature ranges, unless otherwise specified						
Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
Driver Timing Characteristics						
t <sub>PLHD</sub>	Differential Propagation Delay LOW-to-HIGH	R <sub>L</sub> = 100 Ω, C <sub>L</sub> = 10 pF, See Figure 2 and Figure 3	0.5		1.5	ns
t <sub>PHLD</sub>	Differential Propagation Delay HIGH-to-LOW		0.5		1.5	ns
t <sub>TLHD</sub>	Differential Output Rise Time (20% to 80%)		0.4		1.0	ns
t <sub>THLD</sub>	Differential Output Fall Time (80% to 20%)		0.4		1.0	ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>				0.5	ns
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 4)				1.0	ns
t <sub>ZHD</sub>	Differential Output Enable Time from Z to HIGH	R <sub>L</sub> = 100Ω, C <sub>L</sub> = 10 pF, See Figure 4 and Figure 5			5.0	ns
t <sub>ZLD</sub>	Differential Output Enable Time from Z to LOW				5.0	ns
t <sub>HZD</sub>	Differential Output Disable Time from HIGH to Z				5.0	ns
t <sub>LZD</sub>	Differential Output Disable Time from LOW to Z				5.0	ns
Receiver Timing Characteristics						
t <sub>PLH</sub>	Propagation Delay LOW-to-HIGH	V <sub>ID</sub>   = 400 mV, C <sub>L</sub> = 10 pF, See Figure 6 and Figure 7	0.9		2.5	ns
t <sub>PHL</sub>	Propagation Delay HIGH-to-LOW		0.9		2.5	ns
t <sub>TLH</sub>	Output Rise time (20% to 80%)			0.5		ns
t <sub>THL</sub>	Output Fall time (80% to 20%)			0.5		ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>				0.5	ns
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 4)				1.0	ns
t <sub>ZH</sub>	LVTTL Output Enable Time from Z to HIGH	R <sub>L</sub> = 500 Ω, C <sub>L</sub> = 10 pF, See Figure 8			5.0	ns
t <sub>ZL</sub>	LVTTL Output Enable Time from Z to LOW				5.0	ns
t <sub>HZ</sub>	LVTTL Output Disable Time from HIGH to Z				5.0	ns
t <sub>LZ</sub>	LVTTL Output Disable Time from LOW to Z				5.0	ns
Note 3: All typical values are at T <sub>A</sub> = 25°C and with V <sub>CC</sub> = 5V.						
Note 4: t <sub>SK(PP)</sub> is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.						





FIGURE 1. Differential Driver DC Test Circuit



**Note A:** Input pulses have frequency = 10 MHz,  $t_R$  or  $t_F$  = 2 ns

**Note B:**  $C_L$  includes all probe and fixture capacitances

FIGURE 2. Differential Driver Propagation Delay and Transition Time Test Circuit





FIGURE 3. AC Waveforms for Differential Driver



**Note B:** Input pulses have the frequency = 10 MHz,  $t_R$  or  $t_F$  = 2 ns

**Note A:**  $C_L$  includes all probe and fixture capacitances

FIGURE 4. Differential Driver Enable and Disable Test Circuit





FIGURE 5. Enable and Disable AC Waveforms



**Note A:** Input pulses have frequency = 10 MHz,  $t_R$  or  $t_F$  = 1 ns

**Note B:**  $C_L$  includes all probe and fixture capacitance

**FIGURE 6. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit**

**TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages**

Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)
$V_{IA}$	$V_{IB}$	$V_{ID}$	$V_{IC}$
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
2.4	2.3	100	2.35
2.3	2.4	-100	2.35
0.1	0	100	0.05
0	0.1	-100	0.05
1.5	0.9	600	1.2
0.9	1.5	-600	1.2
2.4	1.8	600	2.1
1.8	2.4	-600	2.1
0.6	0	600	0.3
0	0.6	-600	0.3





FIGURE 7. LVDS Input to LVTTTL Output AC Waveforms

## Test Circuit for LVTTTL Outputs



## Voltage Waveforms Enable and Disable Times








FIGURE 8. LVTTTL Outputs Test Circuit and AC Waveforms

# Physical Dimensions inches (millimeters) unless otherwise noted



**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow  
Package Number M14A**


# Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



## NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MTC14RevC3



DETAIL A

## 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

[www.fairchildsemi.com](http://www.fairchildsemi.com)