

Description

The μ PD71055 is a low-power CMOS programmable parallel interface unit for use in microcomputer systems. The μ PD71055 has three I/O ports and is typically used to interface peripheral devices to a microcomputer system bus.

Features


- ☐ Three 8-bit I/O ports
- ☐ Three programmable operation modes
- ☐ Bit manipulation command
- ☐ Microcomputer compatible
- ☐ 8 MHz operation
- ☐ CMOS technology
- ☐ Single +5 V $\pm 10\%$ power supply
- ☐ Industrial temperature range: -40 to $+85^\circ\text{C}$

Ordering Information


Part Number	Package Type	Max. Frequency of Operation
μ PD71055C	40-pin plastic DIP	8 MHz
μ PD71055GB	44-pin plastic flat pack	8 MHz
μ PD71055L	44-pin PLCC	8 MHz
μ PD71055C-10	40-pin plastic DIP	10 MHz
μ PD71055GB-10	44-pin plastic flat pack	10 MHz
μ PD71055L-10	44-pin plastic PLCC	10 MHz

Pin Configuration


40-Pin Plastic DIP



44-Pin Plastic Flat Pack



44-Pin Plastic Leaded Chip Carrier (PLCC)



Pin Identification

Symbol	Function
\overline{CS}	Chip select input
GND	Ground
A_1, A_0	Address inputs 1 and 0
$P0_7-P0_0$	I/O port 0, bits 7-0
$P1_7-P1_0$	I/O port 1, bits 7-0
$P2_7-P2_0$	I/O port 2, bits 7-0
IC	Internally connected
V_{DD}	+5 V
D_7-D_0	I/O data bus
RESET	Reset input
\overline{WR}	Write strobe input
\overline{RD}	Read strobe input
NC	No connection

Pin Functions **D_7-D_0 [Data Bus]**

D_7-D_0 make up an 8-bit, three-state, bidirectional data bus. The bus is connected to the system data bus. It is used to send commands to the μ PD71055 and to send data to and from the μ PD71055.

 \overline{CS} [Chip Select]

The \overline{CS} input is used to select the μ PD71055. When $\overline{CS} = 0$, the μ PD71055 is selected and the states of the D_7-D_0 pins are determined by the \overline{RD} and \overline{WR} inputs. When $\overline{CS} = 1$, the μ PD71055 is not selected and its data bus is high-impedance.

 \overline{RD} [Read Strobe]

The \overline{RD} input is set low when data is being read from the μ PD71055 data bus.

 \overline{WR} [Write Strobe]

The \overline{WR} input should be set low when data is to be written to the μ PD71055 data bus. The contents of the data bus are written to the μ PD71055 at the rising edge (low to high) of the \overline{WR} signal.

 A_1, A_0 [Address]

The A_1 and A_0 inputs are used in combination with the \overline{RD} and \overline{WR} signals to select one of the three ports or the command register. A_1 and A_0 are usually connected to the lower two bits of the system address bus (table 1).

 \overline{WR} [Write Strobe]

The \overline{WR} input should be set low when data is to be written to the μ PD71055 data bus. The contents of the data bus are written to the μ PD71055 at the rising edge (low to high) of the \overline{WR} signal.

 A_1, A_0 [Address]

The A_1 and A_0 inputs are used in combination with the \overline{RD} and \overline{WR} signals to select one of the three ports or the command register. A_1 and A_0 are usually connected to the lower two bits of the system address bus (table 1).

Table 1. Control Signals and Operation

\overline{CS}	\overline{RD}	\overline{WR}	A_1	A_0	Operation	μ PD71055 Operation
0	0	1	0	0	Port 0 to data bus	Input
0	0	1	0	1	Port 1 to data bus	Input
0	0	1	1	0	Port 2 to data bus	Input
0	0	1	1	1	Use prohibited	
0	0	0	x	x		
0	1	0	0	0	Data bus to port 0	Output
0	1	0	0	1	Data bus to port 1	Output
0	1	0	1	0	Data bus to port 2	Output
0	1	0	1	1	Data bus to command register	Output
0	1	1	x	x	Data bus high impedance	
1	x	x	x	x		

RESET [Reset]

When the RESET input is high, the μ PD71055 is reset. The group 0 and the group 1 ports are set to mode 0 (basic I/O port mode). All port bits are cleared to zero and all ports are set for input.


 $P0_7-P0_0, P1_7-P1_0, P2_7-P2_0$ [Ports 0, 1, 2]

Pins $P0_7-P0_0$, $P1_7-P1_0$, and $P2_7-P2_0$ are the port 0, 1, and 2 I/O pins, bits 7-0, respectively.

IC [Internally Connected]

Pins marked IC are used internally and must be left unconnected.

Block Diagram



6

Functional Description

Ports 0, 1, 2

The μPD71055 has three 8-bit I/O ports, referred to as port 0, port 1, and port 2. These ports are divided into two groups, group 0 and group 1. The groups can be in one of three modes, mode 0, mode 1, and mode 2. Modes can be set independently for each group.

When port 0 is in mode 0, port 0 and the four upper bits of port 2 belong to group 0, and port 1 and the four lower bits of port 2 belong to group 1. When port 0 is in mode 1 or 2, port 0 and the 5 upper bits of port 2 belong to group 0 and port 1 and the three lower bits of port 2 belong to group 1.

Command Register

The host writes command words to the μPD71055 in this register. These commands control group 0 and group 1. Note that the contents of this register cannot be read.

Group 0 Control and Group 1 Control

These blocks control the operation of group 0 and group 1.

Read/Write Control

The read/write control controls the read/write operations for the ports and the data bus in response to the RD, WR, CS, and address signals. It also handles RESET signals and the A₀, A₁ address inputs.

Data Bus Buffer

The data bus buffer latches information going to or from the system data bus.

Absolute Maximum Ratings(T_A = 25°C)

Power supply voltage, V _{DD}	-0.5 to +7.0 V
Input voltage, V _I	-0.5 to V _{DD} + 0.3 V
Output voltage, V _O	-0.5 to V _{DD} + 0.3 V
Power dissipation, P _D MAX	500 mW
Operating temperature, T _{opt}	-40 to +85°C
Storage temperature, T _{stg}	-65 to +150°C

Comment: These devices are not meant to be operated outside the limits specified above. Exposure to stresses beyond those listed in Absolute Maximum Ratings could cause damage. Exposure to an absolute maximum rating for extended periods may affect reliability.

Capacitance(T_A = 25°C, V_{DD} = GND = 0 V)

Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Input capacitance	C _I			10	pF	f _c = 1 MHz Unmeasured pins returned to 0 V
I/O capacitance	C _{I/O}			20	pF	

DC Characteristics(T_A = -40 to +85°C, V_{DD} = 5 V ±10%)

Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Input voltage high	V _{IH}	2.2		V _{DD} + 0.3	V	
Input voltage low	V _{IL}	-0.5		0.8	V	
Output voltage high	V _{OH}	0.7 V _{DD}			V	I _{OH} = -400 μA
Output voltage low	V _{OL}			0.4	V	I _{OL} = 2.5 mA
Input leakage current high	I _{LIH}			10	μA	V _I = V _{DD}
Input leakage current low	I _{LIL}			-10	μA	V _I = 0 V
Output leakage current high	I _{LOH}			10	μA	V _O = V _{DD}
Output leakage current low	I _{LOL}			-10	μA	V _O = 0 V
Supply current (dynamic)	I _{DD1}		5	10	mA	Normal operation
Supply current (standby)	I _{DD2}		2	50	μA	Inputs: RESET = 0.1 V, others = V _{DD} - 0.1 V Outputs: Open

AC Characteristics, μPD71055

(T_A = -40 to +85°C, V_{DD} = 5 V ±10%)

Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Read Timing						
A ₁ , A ₀ , $\overline{\text{CS}}$ set-up to $\overline{\text{RD}}$ ↓	t _{SAR}	0			ns	
A ₁ , A ₀ , $\overline{\text{CS}}$ hold from $\overline{\text{RD}}$ ↑	t _{HRA}	0			ns	
$\overline{\text{RD}}$ pulse width	t _{RRL}	160			ns	
Data delay from $\overline{\text{RD}}$ ↓	t _{DRD}			120	ns	C _L = 150 pF
Data float from $\overline{\text{RD}}$ ↑	t _{FRD}	10		85	ns	C _L = 20 pF R _L = 2 kΩ
Read recovery time	t _{RV}	200			ns	
Write Timing						
A ₁ , A ₀ , $\overline{\text{CS}}$ set-up to $\overline{\text{WR}}$ ↓	t _{SAW}	0			ns	
A ₁ , A ₀ , $\overline{\text{CS}}$ hold from $\overline{\text{WR}}$ ↑	t _{HWA}	0			ns	
$\overline{\text{WR}}$ pulse width	t _{WWL}	120			ns	
Data set-up to $\overline{\text{WR}}$ ↑	t _{SDW}	100			ns	
Data hold from $\overline{\text{WR}}$ ↑	t _{HWD}	0			ns	
Write recovery time	t _{RV}	200			ns	
Other Timing						
Port set-up time to $\overline{\text{RD}}$ ↓	t _{SPR}	0			ns	
Port hold time from $\overline{\text{RD}}$ ↑	t _{HRP}	0			ns	
Port set-up time to $\overline{\text{STB}}$ ↓	t _{SPS}	0			ns	
Port hold time from $\overline{\text{STB}}$ ↑	t _{HSP}	150			ns	

AC Characteristics, μPD71055 (cont)

(T_A = -40 to +85°C, V_{DD} = 5 V ±10%)

Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Other Timing (cont)						
Port delay time from $\overline{\text{WR}} \uparrow$	t_{DWP}			350	ns	$C_L = 150 \text{ pF}$
$\overline{\text{STB}}$ pulse width	t_{SSL}	350			ns	
$\overline{\text{DAK}}$ pulse width	t_{DADAL}	300			ns	
Port delay time from $\overline{\text{DAK}} \downarrow$ (mode 2)	t_{DDAP}			300	ns	$C_L = 150 \text{ pF}$
Port float time from $\overline{\text{DAK}} \uparrow$ (mode 2)	t_{FDAP}	20		250	ns	$C_L = 20 \text{ pF}$ $R_L = 2 \text{ k}\Omega$
$\overline{\text{OBF}}$ set delay from $\overline{\text{WR}} \uparrow$	t_{DWOB}			300	ns	$C_L = 150 \text{ pF}$
$\overline{\text{OBF}}$ clear delay from $\overline{\text{DAK}} \downarrow$	t_{DDA0B}			350	ns	
IBF set delay from $\overline{\text{STB}} \downarrow$	t_{DSIB}			300	ns	
IBF clear delay from $\overline{\text{RD}} \uparrow$	t_{DRIB}			300	ns	
INT set delay from $\overline{\text{DAK}} \uparrow$	t_{DDAI}			350	ns	
INT clear delay from $\overline{\text{WR}} \downarrow$	t_{DWI}			450	ns	
INT set delay from $\overline{\text{STB}} \uparrow$	t_{DSI}			300	ns	
INT clear delay from $\overline{\text{RD}} \downarrow$	t_{DRI}			400	ns	
RESET pulse width	t_{RESET1}	50			μs	During or right after power-on
	t_{RESET2}	500			ns	During operation

AC Characteristics, μ PD71055-10(T_A = -40 to +85°C, V_{DD} = 5 V \pm 10%)


Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Read Timing						
A ₁ , A ₀ , $\overline{\text{CS}}$ set-up to $\overline{\text{RD}} \downarrow$	t _{SAR}	0			ns	
A ₁ , A ₀ , $\overline{\text{CS}}$ hold from $\overline{\text{RD}} \uparrow$	t _{HRA}	0			ns	
$\overline{\text{RD}}$ pulse width	t _{RRL}	150			ns	
Data delay from $\overline{\text{RD}} \downarrow$	t _{DRD}			100	ns	C _L = 150 pF
Data float from $\overline{\text{RD}} \uparrow$	t _{FRD}	10		60	ns	C _L = 20 pF R _L = 2 kΩ
Read recovery time	t _{RV}	150			ns	
Write Timing						
A ₁ , A ₀ , $\overline{\text{CS}}$ set-up to $\overline{\text{WR}} \downarrow$	t _{SAW}	0			ns	
A ₁ , A ₀ , $\overline{\text{CS}}$ hold from $\overline{\text{WR}} \uparrow$	t _{HWA}	0			ns	
$\overline{\text{WR}}$ pulse width	t _{WWL}	100			ns	
Data set-up to $\overline{\text{WR}} \uparrow$	t _{SDW}	100			ns	
Data hold from $\overline{\text{WR}} \uparrow$	t _{HWD}	0			ns	
Write recovery time	t _{RV}	150			ns	
Other Timing						
Port set-up time to $\overline{\text{RD}} \downarrow$	t _{SPR}	0			ns	
Port hold time from $\overline{\text{RD}} \uparrow$	t _{HRP}	0			ns	
Port set-up time to $\overline{\text{STB}} \downarrow$	t _{SPS}	0			ns	
Port hold time from $\overline{\text{STB}} \uparrow$	t _{HSP}	150			ns	

AC Characteristics, μ PD71055-10 (cont)(T_A = -40 to +85°C, V_{DD} = 5 V \pm 10%)


Parameter	Symbol	Limits			Units	Test Conditions
		Min	Typ	Max		
Other Timing (cont)						
Port delay time from WR ↑	t _{DWP}			200	ns	C _L = 150 pF
STB pulse width	t _{SSL}	100			ns	
DAK pulse width	t _{DADAL}	100			ns	
Port delay time from DAK ↓ (mode 2)	t _{DDAP}			150	ns	C _L = 150 pF
Port float time from DAK ↑ (mode 2)	t _{FDAP}	20		250	ns	C _L = 20 pF R _L = 2 kΩ
$\overline{\text{OBF}}$ set delay from WR ↑	t _{DWOB}			150	ns	C _L = 150 pF
$\overline{\text{OBF}}$ clear delay from DAK ↓	t _{DDAOB}			150	ns	
IBF set delay from STB ↓	t _{DSIB}			150	ns	
IBF clear delay from RD ↑	t _{DRIB}			150	ns	
INT set delay from DAK ↑	t _{DDAI}			150	ns	
INT clear delay from WR ↓	t _{DWI}			200	ns	
INT set delay from STB ↑	t _{DSI}			150	ns	
INT clear delay from RD ↓	t _{DRI}			200	ns	
RESET pulse width	t _{RESET1}	50			μs	During or right after power-on
	t _{RESET2}	500			ns	During operation

Timing Waveforms


AC Test Waveform




Timing Mode 0: Input




Mode 0: Output




Recovery Time



Mode 1: Input




Mode 1: Output



Timing Waveforms (cont)

Mode 2



μPD71055 Commands

Two commands control μPD71055 operation. The mode select command determines the operation of group 0 and group 1 ports. The bit manipulation command sets or resets the bits of port 2. These commands are executed by writing an 8-bit command word to the command register ($A_1A_0 = 11$).

Mode Select

The μPD71055 port groups have three modes. Modes 0 and 1 can be specified for groups 0 and 1, but mode 2 can only be specified for group 0. The bits of all ports are cleared when a mode is selected or when the μPD71055 is reset.

Mode 0. Basic input/output port operation.

Mode 1. Strobed input/output operation controlled by three or four bits of port 2 used as control/status signals.

Mode 2. (Only available for group 0). Port 0 is the bidirectional I/O port and the higher 5 bits of port 2 are used for status and control signals.

To specify the mode, set the command word as shown in figure 1 and write it to the command register.

Bit Manipulation Command

This command (figure 2) affects only port 2. It is mainly used in mode 1 and mode 2 to control the port 2 bits which are used as control/status signals. It is also used to enable and disable μPD71055-generated interrupts and to set and reset port 2 general input/output pins.

For example, to set bit 2 of port 2 to 1 ($P2_2 = 1$), set the command word as shown in figure 3 (05H) in the command register.

Operation in Each Mode

The operation mode for each group in the μPD71055 can be set according to the application. Group 0 can be in modes 0, 1, or 2, while group 1 is in mode 0 or 1. Group 1 cannot be used in mode 2.

The \overline{RD} and \overline{WR} signals that appear in the descriptions of each mode refer to the port in question as addressed by A_1 and A_0 . These signals only affect the port addressed by A_1 and A_0 .

Where the port addressed may not be clear, 0 or 1 is appended to the signal name to indicate the port.

Mode 0

In this mode the ports of the μPD71055 are used to perform basic I/O operations. Each port operates with a buffered input and a buffered latched output. See figure 4.

Depending on the control word sent to the μPD71055 from the system bus, ports 0, 1, and 2 can be independently specified for input or output.

Input Port Operation

While the \overline{RD} signal is low, data from the port selected by the A_1A_0 signals is put on the data bus. See figure 5.

Output Port Operation

When the μPD71055 is written to ($\overline{WR} = 0$), the data on the data bus will be latched in the port selected by the A_1A_0 signals at the rising edge of \overline{WR} and output to the port pins (figure 6). Following the programming of mode 0, all outputs are at a low level.

By reading a port which is set for output, the output value of the port can be obtained.


Note: When group 0 is in mode 1 or mode 2, only bits $P2_2$ - $P2_0$ of port 2 can be used by group 1. Bit $P2_3$ belongs to group 0.

Mode 0 Example

This is an example of a CPU connected to an A/D converter via a μPD71055 (figure 7). Here both group 0 and group 1 are set to mode 0 and port 2 is used to start conversion and detect the end of the conversion process.


Figure 8 is a subroutine that reads the converted data from an A/D converter.

Figure 1. Mode Select Command Word




49-000613B

Figure 2. Bit Manipulation Command Word




49-000614B

Figure 3. Bit Manipulation Command Example




49-000615A

Figure 4. Mode 0




49-000620A

Figure 5. Mode 0 Input Timing



49-000618A

Figure 6. Mode 0 Output Timing



49-000619A

RIE [Read Interrupt Enable Flag]. RIE controls the interrupt output. Interrupts can be enabled by using the bit manipulation command to set this bit to 1, and disabled by resetting it to 0. This signal is internal to the μPD71055 and is not an output. The state of RIE does not affect the function of $\overline{\text{STB0}}$ or $\overline{\text{STB1}}$, which are inputs to the same bits (P2_4 and P2_2) of port 2.

When input is specified in mode 1, the status of IBF, INT and RIE can be read by reading the contents of port 2.

Mode 1 Output Operation

In mode 1 output operation (figure 11), the status/control bits (port 2) are used as listed below. Figure 12 shows the signal timing.

$\overline{\text{OBF}}$ [Output Buffer Full F/F]. $\overline{\text{OBF}}$ goes low when data is received by the μPD71055 and is latched in output ports 1 or 0. $\overline{\text{OBF}}$ functions as a data receive flag. $\overline{\text{OBF}}$ goes low at the rising edge of $\overline{\text{WR}}$ when $\text{DAK} = 1$ (write complete). It goes high when the DAK signal goes low.

Figure 11. Mode 1 Output





Figure 12. Mode 1 Output Timing



DAK [Data Acknowledge]. When this input is low, it signals the μPD71055 that output port data has been taken from the 71055.

INT [Interrupt Request]. INT goes high when the output data is taken when WIE is set to 1 and \overline{WR} , \overline{OBF} and \overline{DAK} are all high. It goes low at the falling edge of the \overline{WR} signal. INT therefore functions as a write request signal, indicating that new data should be sent to the μPD71055.

WIE [Write Interrupt Enable Flag]. WIE controls the interrupt output. Interrupts can be enabled by using the bit manipulation command to set this bit to 1 and disabled by resetting it to 0. This signal is internal to the μPD71055 and is not an output. The state of WIE does not affect the function of \overline{DAK} addressed to the same bits of port 2.

When output is specified in mode 1, the status of \overline{OBF} , INT and WIE can be obtained by reading the contents of port 2.

Table 2 shows a summary of these signals.

Table 2. Functions of Port 2 Bits in Mode 1

Group	Bit	Data Input	Data Output
1	P2 ₀	INT1 (Interrupt request)	INT1 (Interrupt request)
	P2 ₁	IBF1 (Input buffer full f/f)	\overline{OBF} 1 (Output buffer full f/f)
	P2 ₂	STB1 (Strobe input)	DAK1 (Data acknowledge input)
		RIE1 (Read interrupt enable flag)	WIE1 (Write interrupt enable flag)
	P2 ₃	I/O (Note)	I/O (Note)
0	P2 ₃	INT0 (Interrupt request)	INT0 (Interrupt request)
	P2 ₄	STB0 (Strobe input)	I/O
		RIE0 (Read interrupt enable flag)	
	P2 ₅	IBF0 (Input buffer full f/f)	I/O
	P2 ₆	I/O	DAK0 (Data acknowledge input)
			WIE0 (Write interrupt enable flag)
	P2 ₇	I/O	\overline{OBF} 0 (Output buffer full f/f)

Note: Can be used with group 1 only when group 0 is set to mode 0. In other modes, P2₃ belongs to group 0.

Mode 1 Example

This example (figure 13) demonstrates connecting a printer to the μPD71055. Group 0 is used in mode 1 output. Group 1 can operate in mode 0 or 1; in this example it is set to mode 0.

Figure 13. Connection to Printer




Figure 14. Printer Example Subroutine

```

;This subroutine sends character strings to the printer
INIT:      MOV      AL,10101000B      ; $\mu$ PD71055 Mode Setting:
                                           ;Group 0: mode 1 output
                                           ;Group 1: mode 0

                OUT      CTRLPORT,AL
                RET

SENDPRN:    MOV      BW,DATA          ;Output data address
PRNLOOP:    MOV      AL,[BW]
                CMP     AL,0FFH        ;End if data = 0FFH
                BNZ     WAIT
                RET

WAIT:       IN       AL,PORT2
                TEST1    AL,7          ;Wait until output buffer is empty
                BZ       WAIT
                TEST1    AL,5          ;Wait until printer can accept data
                BNZ     WAIT
                MOV      AL,[BW]      ;Send data to printer
                OUT      PORT0,AL
                INC      BW
                BR       PRNLOOP

```

Mode 2

Mode 2 can only be used by group 0. In this mode, port 0 functions as a bidirectional 8-bit data port operating under the control of the upper five bits of port 2 as control/status signals. In this mode, port 0 combines the input and output operations of mode 1. See figures 15 and 16.

In mode 2, the status of the following signals can be determined by reading port 2: $\overline{\text{OBF0}}$, IBF0 , INT0 , WIE0 , and RIE0 .

The $\overline{\text{DAK0}}$ and $\overline{\text{STB0}}$ signals are used to select input or output for port 0. By using these signals, bidirectional operation between the μ PD71055 and peripheral can be realized.

In mode 2, the bit manipulation command is used to write to port 2.

Control/Status Port Operation

The following control/status signals are used for output:

$\overline{\text{OBF0}}$ [Output Buffer Full]. $\overline{\text{OBF0}}$ goes low when data is received from the $\text{D}_0\text{-D}_7$ data bus and is latched in the port 0 output buffer. It therefore functions as a receive request signal to the peripheral. $\overline{\text{OBF0}}$ goes low

at the rising edge of the $\overline{\text{WR0}}$ signal (end of data write). It goes high when $\overline{\text{DAK0}}$ is low (output data from port 0 received).

$\overline{\text{DAK0}}$ [Data Acknowledge]. $\overline{\text{DAK0}}$ is sent to the μ PD71055 in response to the $\overline{\text{OBF0}}$ signal. It should be set low when data is received from port 0 of the μ PD71055.

WIE0 [Write Interrupt Enable Flag]. WIE0 controls the write interrupt request output. Interrupts are enabled by using the bit manipulation command to set this bit to 1 and disabled by setting it to 0. The state of WIE does not affect the $\overline{\text{DAK}}$ function of this pin.

The following control/status signals are used for input:

$\overline{\text{STB0}}$ [Strobe Input]. When $\overline{\text{STB0}}$ goes low, the data being sent to the μ PD71055 is latched in port 0.

IBF0 [Input Buffer Full F/F]. When IBF0 goes high, it indicates that the input buffer is full. It functions as a signal which can be used to prohibit further data transfer. IBF0 goes high when $\overline{\text{STB0}}$ goes low. It goes low at the rising edge of $\overline{\text{RD0}}$ when $\overline{\text{STB0}} = 1$ (read complete).

Figure 15. Mode 2





Figure 16. Mode 2 Timing



RIE0 [Read Interrupt Enable Flag]. RIE0 controls the read interrupt request output. Interrupts are enabled by using the bit manipulation command to set this bit to 1 and disabled by setting it to 0. The state of RIE0 does not affect the STB0 function of this pin.

This control/status signal is used for both input and output:

INT0 [Interrupt Request]. During input operations, INT0 functions as a read request interrupt signal. During output, it functions as a write request interrupt signal. This signal is the logical OR of the INT signal for data read (RINT0) and the INT signal for write (WINT0) in mode 1 (RINT0 OR WINT0).

In mode 2, the status of $\overline{\text{OBF0}}$, IBF0, INT0, WIE0, and RIE0 can be determined by reading port 2.

Table 3 is a summary of these signals.


Table 3. Functions of Port 2 in Mode 2

Bit	Function
P2 ₃	INT0 (Interrupt request)
P2 ₄	STB0 (Strobe input) RIE0 (Read interrupt enable flag)
P2 ₅	IBF0 (Input buffer full f/f)
P2 ₆	DAK0 (Data acknowledge input) WIE0 (Write interrupt enable flag)
P2 ₇	$\overline{\text{OBF0}}$ (Output buffer full f/f)

Mode 2 Example

Figures 17, 18, and 19 show data transfer between two CPUs.

Figure 17. Connecting Two CPUs



49-000626A

Figure 18. Main CPU Flowchart





Figure 19. Sub CPU Flowchart



49-0006308

Mode Combinations

Table 4 is a complete list of all the combinations of modes and groups, and the function of the port 2 bits in each mode.

Table 4. Mode Combinations and Port 2 Bit Functions

Group 0							Group 1					
Mode	P0 ₇ -P0 ₀	P2 ₇	P2 ₆	P2 ₅	P2 ₄	P2 ₃	Mode	P1 ₇ -P1 ₀	P2 ₃	P2 ₂	P2 ₁	P2 ₀
0	In	D	D	D	D	NA	0	In	D	D	D	D
0	In	D	D	D	D	NA	0	Out	D	D	D	D
0	In	D	D	D	D	NA	1	In	B	STB1 (RIE1)	IBF1	INT1
0	In	D	D	D	D	NA	1	Out	B	DAK1 (WIE1)	OBFI	INT1
0	Out	D	D	D	D	NA	0	In	D	D	D	D
0	Out	D	D	D	D	NA	0	Out	D	D	D	D
0	Out	D	D	D	D	NA	1	In	B	STB1 (RIE1)	IBF1	INT1
0	Out	D	D	D	D	NA	1	Out	B	DAK1 (WIE1)	OBFI	INT1
1	In	B	B	IBF0	STB0 (RIE0)	INT0	0	In	NA	D	D	D
1	In	B	B	IBF0	STB0 (RIE0)	INT0	0	Out	NA	D	D	D
1	In	B	B	IBF0	STB0 (RIE0)	INT0	1	In	NA	STB1 (RIE1)	IBF1	INT1
1	In	B	B	IBF0	STB0 (RIE0)	INT0	1	Out	NA	DAK1 (WIE1)	OBFI	INT1
1	Out	OBFI	DAK0 (WIE0)	B	B	INT0	0	In	NA	D	D	D
1	Out	OBFI	DAK0 (WIE0)	B	B	INT0	0	Out	NA	D	D	D
1	Out	OBFI	DAK0 (WIE0)	B	B	INT0	1	In	NA	STB1 (RIE1)	IBF1	INT1
1	Out	OBFI	DAK0 (WIE0)	B	B	INT0	1	Out	NA	DAK1 (WIE1)	OBFI	INT1
2	I/O	OBFI	DAK0 (WIE0)	IBF0	STB0 (RIE0)	INT0	0	In	NA	D	D	D
2	I/O	OBFI	DAK0 (WIE0)	IBF0	STB0 (RIE0)	INT0	0	Out	NA	D	D	D
2	I/O	OBFI	DAK0 (WIE0)	IBF0	STB0 (RIE0)	INT0	1	In	NA	STB1 (RIE1)	IBF1	INT1
2	I/O	OBFI	DAK0 (WIE0)	IBF0	STB0 (RIE0)	INT0	1	Out	NA	DAK1 (WIE1)	OBFI	INT1

Note:

Note:

- (1) In this chart, "NA" indicates that the bit cannot be used by this group.
- (2) The symbol "B" indicates bits that can only be rewritten by the bit manipulation command.
- (3) In this chart, "D" indicates that is used by the user.
- (4) Symbols in parentheses are internal flags. They are not output to port 2 pins and they cannot be read by the host.
- (5) In indicates Input, Out indicates Output, and I/O indicates Input/Output.