

MECL 10,000 LOGIC DIAGRAMS

Numbers in parenthesis denote pin numbers for F package (Case 650).

FUNCTIONS AND CHARACTERISTICS (continued)


Function	Type ①		Propagation Delay ns typ	Power Dissipation mW typ/pkg*	Case
	-30 to +85°C	-55 to +125°C			
Universal Decade Counter	MC10137	MC10537	f = 150 MHz	625	620,650
Bi-Quinary Counter	MC10138	—	f = 150 MHz	370	620
64-Bit Random Access Memory (90 Ω)	MCM10140	—	t _{Access} = 15 (max)	420	620,690
Four-Bit Universal Shift Register	MC10141	MC10541	f = 200 MHz	425	620,648,650
64-Bit Random Access Memory (50 Ω)	MCM10142	—	t _{Access} = 10 (max)	420	620
8 x 2 Multiport Register File (RAM)	MCM10143	—	t _{Access} = 10	610	623
256-Bit Random Access Memory	MCM10144	—	t _{Access} = 30 (max)	420	620,690
64-Bit Register File (RAM)	MCM10145	—	t _{Access} = 10	625	620
128-Bit Random Access Memory	MCM10147	—	t _{Access} = 12 (max)	420	620
64-Bit Random Access Memory (50 Ω)	MCM10148	—	t _{Access} = 15 (max)	420	620
1024-Bit Programmable Read Only Memory	MCM10150	—	t _{Access} = 20	—	690
Quad Latch	MC10153	—	4.0	310	620
12-Bit Parity Generator/Checker	MC10160	MC10560	5.0	320	620,648,650
Binary to 1-8 Decoder (Low)	MC10161	MC10561	4.0	315	620,648,650
Binary to 1-8 Decoder (High)	MC10162	MC10562	4.0	315	620,648,650
Error Detection-Correction Circuit	MC10163	—	5.0	520	620
8-Line Multiplexer	MC10164	MC10564	3.0	310	620,648,650
8-Input Priority Encoder	MC10165	—	7.0	545	620,648
5-Bit Magnitude Comparator	MC10166	—	6.0	440	620
Quad Latch	MC10168	—	3.0	310	620
Dual Binary To 1-4 Decoder (Low)	MC10171	MC10571	4.0	325	620,648,650
Dual Binary To 1-4 Decoder (High)	MC10172	MC10572	4.0	325	620,648,650
Quad 2-Input Multiplexer/Latch	MC10173	—	2.5	275	620,648
Dual 4 To 1 Multiplexer	MC10174	MC10574	3.5	305	620,650
Quint Latch	MC10175	MC10575	2.5	400	620
Hex "D" Master-Slave Flip-Flop	MC10176	—	f = 250 MHz	460	620
Triple MECL to NMOS Translator	MC10177	—	—	1.0 W	620
Binary Counter	MC10178	—	f = 150 MHz	370	620
Look-Ahead Carry Block	MC10179	MC10579	3.0 (Cn,P) 4.0 (G)	300	620,648,650
Dual High Speed Adder/Subtractor	MC10180	MC10580	4.5	360	620,648,650
4-Bit Arithmetic Logic Unit/Function Generator	MC10181	MC10581	See Logic Diag.	600	623,649,652
2-Bit Arithmetic Logic Unit/Function Generator	MC10182	—	See Logic Diag.	575	620
Error Detection-Correction Circuit	MC10193	—	7.5	520	620
Hex Inverter/Buffer	MC10195	—	2.0	200	620
Hex "AND" Gate	MC10197	—	2.8	200	620
High Speed Dual 3-Input 3-Output OR Gate	MC10210	—	1.5	160	620
High Speed Dual 3-Input 3-Output NOR Gate	MC10211	—	1.5	160	620
High Speed Dual 3-Input 3-Output OR/NOR Gate	MC10212	—	1.5	160	620
High Speed Triple Line Receiver	MC10216	MC10616	1.8	100	620,648,650
High Speed Dual Type D Master-Slave Flip-Flop	MC10231	MC10631	f = 225 MHz	270	620,648,650
High Speed 2 x 1 Bit Array Multiplier Block	MC10287	—	—	400	620

① L suffix denotes Dual In-Line Ceramic Package, P suffix denotes Dual In-Line Plastic Package, F suffix denotes flat package
(i.e., MC10100L = Ceramic Dual In-Line Package, MC10100P = Plastic Dual In-Line Package and MC10500F = Ceramic Flat Package.)

*Load Power not included

FLIP-FLOPS

**MC10131, MC10531
MC10231, MC10631**
Dual Type D Master-Slave
Flip-Flop



R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined

MC10131, MC10531
 $P_D = 235$ mW typ/pkg (No Load)
 $f = 160$ MHz typ

MC10231, MC10631
 $P_D = 270$ mW typ/pkg (No Load)
 $f = 225$ MHz typ


CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	ϕ	Q_n
H	L	L
H	H	H

ϕ = Don't Care

$C = \overline{C_E} + C_C$

**MC10135
MC10535**
Dual J-K Master-Slave
Flip-Flop



R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined


CLOCK J-K TRUTH TABLE*

J	$\overline{K}$	Q_{n+1}
L	L	$\overline{Q_n}$
L	H	L
H	L	H
H	H	Q_n

*Output states change on positive transition of clock for J-K input-condition present.

$P_D = 280$ mW typ/pkg (No Load)
 $f_{\text{tog}} = 140$ MHz typ

MC10176
Hex "D" Master-Slave Flip-Flop



CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	ϕ	Q_n
H*	L	L
H*	H	H

ϕ = Don't Care.

*A clock H is a clock transition from a low to a high state.

$P_D = 460$ mW typ/pkg (No Load)
 $f_{\text{tog}} = 150$ MHz typ

HIGH SPEED DUAL TYPE D
MASTER-SLAVE
FLIP-FLOP

MC10631

MECL 10,000 series

R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined

CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	ϕ	Q_n
H	L	L
H	H	H

ϕ = Don't Care

$C = \bar{C}_E + C_C$

A clock H is a clock transition
from a low to a high state.

CASE	VCC1	VCC2	V _{EE}
620	Pin 1	Pin 16	Pin 8
650	Pin 5	Pin 4	Pin 12


The MC10631 is a dual master-slave type D flip-flop. Asynchronous inputs Set (S) and Reset (R) override the Clock (C_C) and Clock Enable ($\bar{C}_E$) inputs. Each flip-flop may be clocked separately by holding the common clock in the low state and using the enable inputs for the clocking function. If the common clock is to be used to clock the flip-flop, the Clock Enable inputs must be in the low state. In this case, the enable inputs perform the function of controlling the common clock.

The output states of the flip-flop change on the positive transition of the clock. A change in the information present at the data (D) input will not affect the output information at any other time due to master slave construction.


Input pulldown resistors eliminate the need to tie unused inputs to V_{EE}. Output rise and fall times have been optimized to provide relaxation of system design and layout criteria.

$P_D = 270 \text{ mW typ/pkg (No Load)}$
 $f_{Tog} = 225 \text{ MHz typ}$

POSITIVE LOGIC





NEGATIVE LOGIC



Numbers at ends of terminals denote pin numbers for L package (Case 620).
Numbers in parenthesis denote pin numbers for F package (Case 650).

ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs are tested in the same manner.




L SUFFIX
CERAMIC PACKAGE
CASE 620


TEST VOLTAGE VALUES						
Vdc ± 1%						
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}		
-0.880	-1.920	-1.255	-1.510	-5.2		
-0.780	-1.850	-1.105	-1.475	-5.2		
-0.630	-1.820	-1.000	-1.400	-5.2		
VOLTAGE APPLIED TO PINS LISTED BELOW:						
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}		(V _{CC}) Gnd
—	—	—	—	8		1, 16
4	—	—	—	8		1, 16
5	—	—	—	↓	↓	
6	—	—	—	↓	↓	
7	—	—	—	↓	↓	
9	—	—	—	↓	↓	
—	—	—	—	8	1, 16	
—	*	—	—	8	1, 16	
5	—	—	—	8	1, 16	
7	—	—	—	8	1, 16	
5	—	—	—	8	1, 16	
7	—	—	—	8	1, 16	
—	—	5	—	8	1, 16	
—	—	7	—	8	1, 16	
—	—	5	—	8	1, 16	
—	—	7	—	8	1, 16	
+1.11 Vdc		+0.31 Vdc	Pulse In	Pulse Out	-3.2 Vdc	+2.0 Vdc
—	—	9	2	8	1, 16	
7	—	6	↓	↓	↓	
7	—	9	↓	↓	↓	
—	—	9	↓	↓	↓	
—	—	5	2	8	1, 16	
—	—	12	15	↓	↓	
—	—	6	3	↓	↓	
—	—	12	14	↓	↓	
—	—	4	2	8	1, 16	
—	—	13	15	↓	↓	
—	—	4	3	↓	↓	
—	—	13	14	↓	↓	
—	—	6,7	2	8	1, 16	
—	—	6,7	2	8	1, 16	
—	—	6	2	8	1, 16	
**	—	6	2	8	1, 16	

ELECTRICAL CHARACTERISTICS

Each full temperature range MECL 10,000 series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100-ohm resistor to -2.0 volts. Test procedures are shown for only one input, or for one set of input conditions. Other inputs are tested in the same manner.



③ Test
Temperature
-55°C
+25°C
+125°C



F SUFFIX
CERAMIC PACKAGE
CASE 650

TEST VOLTAGE VALUES					(V _{CC}) Gnd
V _{dc} ± 1%					
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
-0.880	-1.920	-1.255	-1.510	-5.2	
-0.780	-1.850	-1.105	-1.475	-5.2	
-0.630	-1.820	-1.000	-1.400	-5.2	
VOLTAGE APPLIED TO PINS LISTED BELOW					(V _{CC}) Gnd
V _{IH} max	V _{IL} min	V _{IHA} min	V _{ILA} max	V _{EE}	
—	—	—	—	12	4.5
8	—	—	—	12	4.5
9	—	—	—	↓	↓
10	—	—	—	↓	↓
11	—	—	—	↓	↓
13	—	—	—	↓	↓
—	*	—	—	12	4.5
—	—	—	—	12	4.5
9	—	—	—	12	4.5
11	—	—	—	12	4.5
9	—	—	—	12	4.5
11	—	—	—	12	4.5
—	—	9	—	12	4.5
—	—	11	13	12	4.5
—	—	9	—	12	4.5
—	—	11	13	12	4.5
+1.11 V _{dc}	+0.31 V _{dc}	Pulse In	Pulse In	-3.2 V _{dc}	+2.0 V _{dc}
—	—	13	6	12	4.5
11	—	13	↓	↓	↓
11	—	10	↓	↓	↓
—	—	10	↓	↓	↓
—	—	13	↓	↓	↓
—	—	13	↓	↓	↓
—	—	9	6	12	4.5
—	—	16	3	↓	↓
—	—	9	7	↓	↓
—	—	16	2	↓	↓
—	—	8	6	12	4.5
—	—	1	3	↓	↓
—	—	8	7	↓	↓
—	—	1	2	↓	↓
—	—	10,11	6	12	4.5
—	—	10,11	6	12	4.5
**	—	10	6	12	4.5

*Individually test each input; apply V_{IL} min to pin under test.

**Pin 7 is tied to pin 11 for these tests.

†Output level to be measured after a clock pulse has been applied to the C_E input (pin 10)





FIGURE 1 – TOGGLE FREQUENCY TEST CIRCUIT



3

FIGURE 2 – SWITCHING TIME TEST CIRCUIT AND WAVEFORMS @ 25°C

