


# 8-/10-/12-Bit Single/Dual Voltage Output Nonvolatile Digital-to-Analog Converters with I<sup>2</sup>C<sup>TM</sup> Interface

#### **Features**

- · Operating Voltage Range:
  - 2.7V to 5.5V Full Specifications
  - 1.8V to 2.7V Reduced Device Specifications
- · Output Voltage Resolutions:
  - 8-bit: MCP47FEB0X (256 Steps)
  - 10-bit: MCP47FEB1X (1024 Steps)
  - 12-bit: MCP47FEB2X (4096 Steps)
- · Rail-to-Rail Output
- Fast Settling Time of 6 µs (typical)
- · DAC Voltage Reference Source Options:
  - Device V<sub>DD</sub>
  - External V<sub>REF</sub> pin (buffered or unbuffered)
  - Internal Band Gap (1.22V typical)
- · Output Gain Options:
  - Unity (1x)
  - 2x (when not using internal V<sub>DD</sub> as voltage source)
- · Nonvolatile Memory (EEPROM):
  - User-programmed Power-on Reset (POR)/Brown-out Reset (BOR) output setting recall and device configuration bits
  - Auto Recall of Saved DAC register setting
  - Auto Recall of Saved Device Configuration (Voltage Reference, Gain, Power-Down)
- Power-on/Brown-out Reset Protection
- Nonvolatile Memory Write Protect (WP) Bit
- · Power-Down Modes:
  - Disconnects output buffer (High Impedance)
  - Selection of  $V_{OUT}$  pull-down resistors (100 k $\Omega$  or 1 k $\Omega$ )
- · Low Power Consumption:
  - Normal operation: <180 μA (Single), 380 μA (Dual)</li>
  - Power-down operation: 650 nA typical
  - EEPROM write cycle (1.9 mA maximum)
- I<sup>2</sup>C™ Interface:
  - Slave address options: four predefined addresses or user programmable (all 7 bits)
  - Standard (100 kbps), Fast (400 kbps), and High-Speed (up to 3.4 Mbps) modes
- Package Types: 8-lead TSSOP
- Extended Temperature Range: -40°C to +125°C

#### **Package Types**



#### **General Description**

The MCP47FEBXX are Single- and Dual-channel 8-bit, 10-bit, and 12-bit buffered voltage output Digital-to-Analog Converters (DAC) with nonvolatile memory and an I<sup>2</sup>C serial interface.


The  $V_{REF}$  pin, the device  $V_{DD}$  or the internal band gap voltage can be selected as the DAC's reference voltage. When  $V_{DD}$  is selected,  $V_{DD}$  is connected internally to the DAC reference circuit. When the  $V_{REF}$  pin is used, the user can select the output buffer's gain to be 1 or 2. When the gain is 2, the  $V_{REF}$  pin voltage should be limited to a maximum of  $V_{DD}/2$ .

These devices have a two-wire I<sup>2</sup>C-compatible serial interface for Standard (100 kHz), Fast (400 kHz) or High-Speed (1.7 MHz and 3.4 MHz) modes.

#### **Applications**

- · Set Point or Offset Trimming
- · Sensor Calibration
- · Low-Power Portable Instrumentation
- · PC Peripherals
- · Data Acquisition Systems
- · Motor Control

#### MCP47FEBX1 Device Block Diagram (Single-Channel Output)



#### Power-up/ $V_{DD}$ Brown-out Memory (32x16) Control DAC0 and 1 (Vol & NV) VREF (Vol and NV) I<sup>2</sup>C™ Serial SDA Power-down (Vol and NV) Interface Gain (Vol and NV) SCL Module and Status (Vol) Slave Addr (NV) Control Logic (WiperLock™ Technology) VREF1:VREF0 Gain and PD1:PD0 PD1:PD0 and Οp VREF1:VREF0 $V_{OUT0}$ Band Gap (1.22V) Amp\_ PD1:PD0 $V_{\mathsf{REF}}$ PD1:PD0 ■ $V_{SS}$ $V_{DD}$ Resistor Ladder VREF1:VREF0 LAT/HVC VREF1:VREF0 and PD1:PD0 VDD Gain PD1:PD0 and Op $V_{OUT1}$ Band Gap Amp, VREF1:VREF0 (1.22V) intVR1 PD1:PD0 PD1:PD0 = $V_{SS}$ $V_{DD}$ Resistor Ladder VREF1:VREF0

#### MCP47FEBX2 Device Block Diagram (Dual-Channel Output)

Note 1: If Internal Band Gap is selected, this buffer has a 2x gain, if the G bit = '1', this is a total gain of 4.

#### **Device Features**

Device	# of Channels	Resolution (bits)	Control Interface	DAC Output POR/BOR Setting <sup>(1)</sup>	# of VREF Inputs	Internal band gap ?	# of LAT Inputs	Memory	Specified Operating Range (V <sub>DD</sub> )
MCP47FEB01	1	8	I <sup>2</sup> C™	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB11	1	10	I <sup>2</sup> C	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB21	1	12	I <sup>2</sup> C	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB02	2	8	I <sup>2</sup> C	7Fh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB12	2	10	I <sup>2</sup> C	1FFh	1	Yes	1	EEPROM	1.8V to 5.5V
MCP47FEB22	2	12	I <sup>2</sup> C	7FFh	1	Yes	1	EEPROM	1.8V to 5.5V

**Note 1:** The Factory Default value. The DAC output POR/BOR value can be modified via the nonvolatile DAC output register(s).

NOTES:

#### 1.0 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings (†)

Voltage on $V_{DD}$ with respect to $V_{SS}$	-0.6V to +6.5V							
Voltage on all pins with respect to V	'ss	0.6V to V <sub>DD</sub> +0.3V						
Input clamp current, $I_{IK}$ ( $V_I < 0, V_I >$	$V_{DD}$ , $V_{I} > V_{PP}$ on HV pins)	±20 mA						
Output clamp current, $I_{OK}$ ( $V_O < 0$ c	or V <sub>O</sub> > V <sub>DD</sub> )	±20 mA						
Maximum current out of V <sub>SS</sub> pin		50 mA						
Maximum current into $V_{DD}$ pin		50 mA						
Maximum current sourced by the V	<sub>OUT</sub> pin	20 mA						
Maximum current sunk by the $V_{\text{OUT}}$	- pin	20 mA						
Maximum current sunk by the V <sub>REF</sub>	125 μΑ							
Maximum input current source/sunk	by SDA, SCL pins	2 mA						
Maximum output current sunk by SI	DA Output pin	25 mA						
Total power dissipation (1)		400 mW						
Package power dissipation (T <sub>A</sub> = +5 TSSOP-8	50°C, T <sub>J</sub> = +150°C)	700 mW ≥ ±4 kV (HBM)						
		≥ ±400V (MM)						
		≥ ±2 kV (CDM)						
Latch-Up (per JEDEC JESD78A) @	) +125°C	±100 mA						
Storage temperature	65°C to +150°C							
Ambient temperature with power ap	55°C to +125°C							
Soldering temperature of leads (10	+300°C							
Maximum Junction Temperature (T <sub>J</sub> )+								

**† Notice:** Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note 1: Power dissipation is calculated as follows:

$$P_{DIS} = V_{DD} x \{I_{DD} - \sum I_{OH}\} + \sum \{(V_{DD} - V_{OH}) x I_{OH}\} + \sum (V_{OL} x I_{OL})$$

### **DC CHARACTERISTICS**

						nless otherwise specified) $\leq T_A \leq +125^{\circ}C$ (Extended)			
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}, \\ Gx = \text{`0'}, R_L = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_L = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V}, T_A = +25 ^{\circ}\text{C}. $							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Supply Voltage	$V_{DD}$	2.7	_	5.5	V				
		1.8		2.7	٧	DAC operation (reduced analog specifications) and Serial Interface			
V <sub>DD</sub> Voltage (rising) to ensure device Power-on Reset	V <sub>POR/BOR</sub>	_	_	1.7	V	RAM retention voltage ( $V_{RAM}$ ) < $V_{POR}$ $V_{DD}$ voltages greater than $V_{POR/BOR}$ limit ensure that device is out of reset.			
V <sub>DD</sub> Rise Rate to ensure Power-on Reset	$V_{DDRR}$		(Note	<b>3</b> )	V/ms				
High-Voltage Commands Voltage Range (HVC pin)	V <sub>HV</sub>	$V_{SS}$	_	12.5	V	The HVC pin will be at one of three input levels ( $V_{IL}$ , $V_{IH}$ or $V_{IHH}$ ) <sup>(1)</sup>			
High-Voltage Input Entry Voltage	V <sub>IHHEN</sub>	9.0	_	_	V	Threshold for Entry into WiperLock™ Technology			
High-Voltage Input Exit Voltage	V <sub>IHHEX</sub>		_	V <sub>DD</sub> + 0.8V	V	(Note 1)			
Power-on Reset to Out- put-Driven Delay	T <sub>PORD</sub>	_	25	50	μs	$V_{DD}$ rising, $V_{DD} > V_{POR}$			

Note 1 This parameter is ensured by design.

Note 3 POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.

DC Characteristic	s	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \leq T_{A} \leq +125^{\circ}\text{C}$ (Extended) All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, $V_{REF}$ = +2.048V to $V_{DD}$ , $V_{SS}$ = 0V, $V_{CS}$ = 0°, $V_{CS}$ R <sub>L</sub> = 5 k $\Omega$ from $V_{OUT}$ to GND, $V_{CL}$ = 100 pF. Typical specifications represent values for $V_{DD}$ = 5.5V, $V_{CS}$ = +25°C.									
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Supply Current	I <sub>DD</sub>	_		500 700	µА µА	Single Dual	Serial Interface Active (Not High-Voltage Command), VRxB:VRxA = '01' (6), V <sub>OUT</sub> is unloaded, V <sub>DD</sub> = 5.5V volatile DAC Register = 000h I <sup>2</sup> C <sup>TM</sup> : F <sub>SCL</sub> = 3.4 MHz				
		_		400	μA	Single	Serial Interface Active (2)				
		_	_	550	μA	Dual	(Not High-Voltage Command), VRxB:VRxA = '10' $^{(4)}$ , VOUT is unloaded, VREF = VDD = 5.5V volatile DAC Register = 000h $^{12}$ C: FSCL = 3.4 MHz				
		_	_	180	μA	Single	Serial Interface Inactive (2)				
		_	_	380	μA	Dual	(Not High-Voltage Command), VRxB:VRxA = '00', SCL = SDA = V <sub>SS</sub> , V <sub>OUT</sub> is unloaded, volatile DAC Register = 000h				
		_	_	180	μΑ	Single	Serial Interface Inactive (2)				
		_	_	380	μA	Dual	(Not High-Voltage Command), VRxB:VRxA = '11', V <sub>REF</sub> = V <sub>DD</sub> , SCL = SDA = V <sub>SS</sub> , V <sub>OUT</sub> is unloaded, volatile DAC Register = 000h				
		_	_	1.9	mA	V <sub>REF</sub> = (after w write all	e Current  V <sub>DD</sub> = 5.5V  rite, Serial Interface is Inactive), 0's to nonvolatile DAC 0 (address 10h), ns are unloaded.				
		_	145	180	μA	Single	HVC = 12.5V (High-Voltage				
		_	260	400	μA	Dual	Command), Serial Interface Inactive $V_{REF} = V_{DD} = 5.5V$ , LAT/HVC = $V_{IHH}$ ,				

**Note 2** This parameter is ensured by characterization.

 $I_{DDP}$ 

**Note 4** Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.

3.8

μΑ

Note 5 The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.

0.65

Note 6 By design, this is worst-case current mode.

Power-Down

Current

DAC registers = 000h, V<sub>OUT</sub> pins are unloaded.

PDxB:PDxA = '01' (5),

 $V_{\mbox{\scriptsize OUT}}$  not connected

DC Characteristics	<b>:</b>	Operation All para V <sub>DD</sub> = - Gx = '0	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended) All parameters apply across the specified operating ranges unless noted. $V_{\text{DD}} = +2.7\text{V}$ to 5.5V, $V_{\text{REF}} = +2.048\text{V}$ to $V_{\text{DD}}$ , $V_{\text{SS}} = 0\text{V}$ , $V_{\text{CX}} = '0'$ , $V_{\text{CX}} = 5\text{ k}\Omega$ from $V_{\text{OUT}}$ to GND, $V_{\text{CL}} = 100\text{ pF}$ . Typical specifications represent values for $V_{\text{DD}} = 5.5\text{V}$ , $V_{\text{CX}} = +25^{\circ}\text{C}$ .							
Parameters	Sym.	Min.	Тур.	Max.	Units	100 101	Conditions			
Resistor Ladder Resistance	$R_L$	100	140	180	kΩ	1.8V ≤ V <sub>REF</sub> ≥	V <sub>DD</sub> ≤ 5.5V, 1.0V <sup>(7)</sup>			
Resolution	N		256	•	Taps	8-bit	No Missing Codes			
(# of Resistors			1024		Taps	10-bit	No Missing Codes			
and # of Taps) (see C.1 "Resolution")		4096			Taps	12-bit	No Missing Codes			
Nominal V <sub>OUT</sub>	V <sub>OUT</sub> - V <sub>OUTMEAN</sub>	_	0.5	1.0	%		$V_{DD} \le 5.5V^{(2)}$			
Match (12)	$N_{OUTMEAN}$	_	_	1.2	%	1.8V <sup>(2)</sup>				
V <sub>OUT</sub> Tempco (see C.19 "V <sub>OUT</sub> Temperature Coefficient")	ΔV <sub>OUT</sub> /ΔΤ	_	15	_	ppm/°C		· Mid-scale FFh or 7FFh)			
V <sub>REF</sub> pin Input Voltage Range	V <sub>REF</sub>	V <sub>SS</sub>	_	$V_{DD}$	V	1.8V ≤	$V_{DD} \le 5.5V^{(1)}$			

Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

Note 7 Resistance is defined as the resistance between the  $V_{REF}$  pin (mode VRxB:VRxA = '10') to  $V_{SS}$  pin. For dual-channel devices (MCP47FEBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel.

Note 12 Variation of one output voltage to mean output voltage.

	Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended)										
DC Characteristics	s	$V_{DD} = +2.7$ Gx = '0', R	All parameters apply across the specified operating ranges unless noted. $\begin{aligned} &V_{DD} = +2.7 \text{V to } 5.5 \text{V, } V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V,} \\ &Gx = \text{`0'}, R_L = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_L = 100 \text{ pF.} \end{aligned}$ Typical specifications represent values for $V_{DD} = 5.5 \text{V, } T_A = +25 \text{°C.}$								
Parameters	Sym.	. Min. Typ. Max.				Conditions					
Zero-Scale Error (see C.5 "Zero-Scale	E <sub>ZS</sub>	_	_	0.75	LSb	8-bit	$VRxB:VRxA = '11', Gx = '0', V_{REF} = V_{DD}, No Load$				
Error (EZS)")				"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', Gx = '0', V <sub>DD</sub> = 5.5V, No Load				
(Code = 000h)				"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '10', Gx = '0'. No Load				
				"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '11', Gx = '0'. No Load				
				"Typical urves" <sup>(2)</sup>	LSb	40 64	VRxB:VRxA = '01', Gx = '0', No Load				
		_	_	3	LSb	10-bit	VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = V <sub>DD</sub> , No Load				
				"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', Gx = '0', V <sub>DD</sub> = 5.5V, No Load				
				"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '10', Gx = '0'. No Load				
		See Se Perfori	ection 2.0 mance Co	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '11', Gx = '0'. No Load				
				"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01', Gx = '0', No Load				
		_		12	LSb	12-bit	VRxB:VRxA = '11', Gx = '0', $V_{REF} = V_{DD}$ , No Load				
		Perfor	mance C	"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', Gx = '0', V <sub>DD</sub> = 5.5V, No Load				
		Perfori	mance C	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '10', Gx = '0'. No Load				
		Perfori	mance C	"Typical urves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V VRxB:VRxA = '11', Gx = '0'. No Load				
		See Se Perform	ection 2.0 mance Co	"Typical urves" <sup>(2)</sup>	LSb		VRxB:VRxA = '01', Gx = '0', No Load				
Offset Error (see C.7 "Offset Error (EOS)")	E <sub>OS</sub>	-15	±1.5	+15	mV	VRxB:V	RxA = '00', Gx = '0', No Load				
Offset Voltage Temperature Coefficient	V <sub>OSTC</sub>	_	±10	_	μV/°C						

Note 2 This parameter is ensured by characterization.

		Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)									
DC Characteristi	ics	V <sub>DD</sub> = +	All parameters apply across the specified operating ranges unless noted. $V_{DD}$ = +2.7V to 5.5V, $V_{REF}$ = +2.048V to $V_{DD}$ , $V_{SS}$ = 0V, $V_{CS}$ = 5 k $\Omega$ from $V_{OUT}$ to GND, $V_{CL}$ = 100 pF. Typical specifications represent values for $V_{DD}$ = 5.5V, $V_{CS}$ = +25°C.								
Parameters	Sym.	Min.	Тур.	Max.		Conditions					
Full-Scale Error (see C.4	E <sub>FS</sub>	_	<del>_</del>	4.5	LSb	8-bit	Code = FFh, VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
"Full-Scale Error (EFS)")			e Section 2.0 "T rformance Curv		LSb		Code = FFh, VRxB:VRxA = '10', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFh, VRxB:VRxA = '01', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "T rformance Curv		LSb		Code = FFh, VRxB:VRxA = '00', No Load				
		_	_	18	LSb	10-bit	Code = 3FFh, VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "Ty rformance Curv		LSb		Code = 3FFh, VRxB:VRxA = '10', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
		Pe	e Section 2.0 "Ty rformance Curv	es" <sup>(2)</sup>	LSb		Code = 3FFh, VRxB:VRxA = '01', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "Ty rformance Curv		LSb		Code = 3FFh, VRxB:VRxA = '00', No Load				
		_	_	70	LSb	12-bit	Code = FFFh, VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
		Pe	e Section 2.0 "Tyrformance Curv	es" <sup>(2)</sup>	LSb		Code = FFFh, VRxB:VRxA = '10', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
		Pe	e Section 2.0 "T rformance Curv	es" <sup>(2)</sup>	LSb		Code = FFFh, VRxB:VRxA = '01', Gx = '0', V <sub>REF</sub> = 2.048V, No Load				
			e Section 2.0 "Ty rformance Curv		LSb		Code = FFFh, VRxB:VRxA = '00', No Load				

Note 2 This parameter is ensured by characterization.

			Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended)							
DC Characteristics	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}, \\ \text{Gx = '0'}, R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V}, T_{A} = +25 ^{\circ}\text{C}.$									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
Gain Error (see C.9 "Gain Error	E <sub>G</sub>	-1.0	±0.1	+1.0	% of FSR	8-bit	Code = 250, No Load VRxB:VRxA = '00', Gx = '0'			
(EG)") <sup>(9)</sup>		-1.0	±0.1	+1.0	% of FSR	10-bit	Code = 1000, No Load VRxB:VRxA = '00', Gx = '0'			
		-1.0	±0.1	+1.0	% of FSR	12-bit	Code = 4000, No Load VRxB:VRxA = '00', Gx = '0'			
Gain-Error Drift (see C.10 "Gain-Error Drift (EGD)")	∆G/°C	_	-3	_	ppm/°C					
Total Unadjusted Error (see C.6 "Total	E <sub>T</sub>	-2.5	_	+0.5	LSb	8-bit	VRxB:VRxA = '00'. No Load.			
Unadjusted Error (ET)") <sup>(2)</sup>			ction 2.0 "T rmance Cui		LSb		V <sub>DD</sub> = 1.8V, VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = 1.0V, No Load.			
		-10.0	_	+2.0	LSb	10-bit	VRxB:VRxA = '00'. No Load.			
			ction 2.0 "T rmance Cui		LSb		V <sub>DD</sub> = 1.8V, VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = 1.0V, No Load.			
		-40.0	_	+8.0	LSb	12-bit	VRxB:VRxA = '00'. No Load.			
			ction 2.0 "T rmance Cui		LSb		V <sub>DD</sub> = 1.8V, VRxB:VRxA = '11', Gx = '0', V <sub>REF</sub> = 1.0V, No Load.			

**Note 2** This parameter is ensured by characterization.

Note 9 This gain error does not include offset error.

### **DC CHARACTERISTICS (CONTINUED)**

		Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)									
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V}, V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V}, \\ Gx = \text{`0'}, R_L = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_L = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V}, T_A = +25 ^{\circ}\text{C}.$									
Parameters	Sym.	Min.	Min. Typ. Max. Units Conditions								
Integral Nonlinearity (see C.11 "Integral	INL	-0.5	±0.1	+0.5	LSb	8-bit	VRxB:VRxA = '10' (codes: 6 to 250), V <sub>DD</sub> = V <sub>REF</sub> = 5.5V.				
Nonlinearity (INL)") <sup>(8, 11)</sup>			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '00', '01', '11'.				
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '01', V <sub>DD</sub> = 5.5V, Gx = '1'.				
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '10', '11', V <sub>REF</sub> = 1.0V, Gx = '1'.				
		See Se Perfor	ction 2.0 ' mance Cu	'Typical rves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V				
		-1.5	±0.4	+1.5	LSb	10-bit	VRxB:VRxA = '10' (codes: 25 to 1000), V <sub>DD</sub> = V <sub>REF</sub> = 5.5V.				
			'Typical rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '00', '01', '11'.					
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '01', V <sub>DD</sub> = 5.5V, Gx = '1'.				
		Perfor	ction 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '10', '11', V <sub>REF</sub> = 1.0V, Gx = '1'.				
			ction 2.0 ' mance Cu		LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V.				
		-6	±1.5	+6	LSb	12-bit	VRxB:VRxA = '10' (codes: 100 to 4000), V <sub>DD</sub> = V <sub>REF</sub> = 5.5V.				
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '00', '01', '11'.				
			ction 2.0 ' mance Cu		LSb		VRxB:VRxA = '01', V <sub>DD</sub> = 5.5V, Gx = '1'.				
		Perfor	ction 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		VRxB:VRxA = '10', '11', V <sub>REF</sub> = 1.0V, Gx = '1'.				
			ction 2.0 ' mance Cu	rves" <sup>(2)</sup>	LSb		V <sub>DD</sub> = 1.8V, V <sub>REF</sub> = 1.0V.				

**Note 2** This parameter is ensured by characterization.

**Note 8** INL and DNL are measured at  $V_{OUT}$  with  $V_{RL} = V_{DD}$  (VRxB:VRxA = '00').

Note 11 Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.

		Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)									
DC Characteristics		$V_{DD} = +2.7$ Gx = '0', R	$^7$ V to 5.5V, $_L$ = 5 kΩ fi	$V_{REF} = +2.0$ rom $V_{OUT}$ to	048V to GND, 0	$V_{DD}$ , $V_{CL} = 10$	ting ranges unless noted. ' <sub>SS</sub> = 0V, 0 pF. = 5.5V, T <sub>A</sub> = +25°C.				
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions				
Differential Nonlinearity	DNL	-0.25	±0.0125	+0.25	LSb	8-bit	VRxB:VRxA = '10' (codes: 6 to 250), $V_{DD} = V_{REF} = 5.5V.$				
(see C.12 "Differential			ction 2.0 nance Cu		LSb		Char: VRxB:VRxA = '00', '01', '11'.				
Nonlinearity (DNL)") <sup>(8, 11)</sup>			ction 2.0 nance Cu		LSb		Char: VRxB:VRxA = '01', V <sub>DD</sub> = 5.5V, Gx = '1'.				
		Perforr	ction 2.0 nance Cu	rves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '10', '11', V <sub>REF</sub> = 1.0V, Gx = '1'.				
			ction 2.0 nance Cu		LSb		V <sub>DD</sub> = 1.8V				
		-0.5	±0.05	+0.5	LSb	10-bit	VRxB:VRxA = '10' (codes: 25 to 1000), V <sub>DD</sub> = V <sub>REF</sub> = 5.5V.				
		Perform	"Typical rves" <sup>(2)</sup>	LSb	C	Char: VRxB:VRxA = '00', '01', '11'.					
		See Se Perforr	ction 2.0 nance Cu	"Typical rves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '01', V <sub>DD</sub> = 5.5V, Gx = '1'.				
		Perform	ction 2.0 nance Cu	rves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '10', '11', V <sub>REF</sub> = 1.0V, Gx = '1'.				
			ction 2.0 nance Cu		LSb		V <sub>DD</sub> = 1.8V				
		-1.0	±0.2	+1.0	LSb	12-bit	VRxB:VRxA = '10' (codes: 100 to 4000), V <sub>DD</sub> = V <sub>REF</sub> = 5.5V.				
		Perform	"Typical rves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '00', '01', '11'.					
		Perforr	ction 2.0 nance Cu	rves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '01', V <sub>DD</sub> = 5.5V, Gx = '1'.				
		Perforr	ction 2.0 nance Cu	rves" <sup>(2)</sup>	LSb		Char: VRxB:VRxA = '10', '11', V <sub>REF</sub> = 1.0V, Gx = '1'.				
			ction 2.0 nance Cu		LSb		V <sub>DD</sub> = 1.8V				

**Note 2** This parameter is ensured by characterization.

Note 8 INL and DNL are measured at  $V_{OUT}$  with  $V_{RL} = V_{DD}$  (VRxB:VRxA = '00').

Note 11 Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.

### **DC CHARACTERISTICS (CONTINUED)**

		Operati	ng Tempe	erature	-40°C ≤ 3	ess otherwise specified) $T_A \le +125^{\circ}C$ (Extended)				
DC Characteristics		$V_{DD} = 4$ Gx = 0	All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V, } V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V,} \\ \text{Gx = '0', } R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V, } T_{A} = +25 ^{\circ}\text{C.}$							
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions				
-3 dB Bandwidth (see C.16 "-3 dB	BW	_	86.5	_	kHz	V <sub>REF</sub> = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '0'				
Bandwidth")		_	67.7	_	kHz	V <sub>REF</sub> = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '1'				
Output Amplifier										
Minimum Output Voltage	V <sub>OUT(MIN)</sub>	_	0.01	_	<b>V</b>	$ \begin{array}{l} 1.8V \leq V_{DD} < 5.5V, \\ Output \ Amplifier's \ minimum \ drive \end{array} $				
Maximum Output Voltage	V <sub>OUT(MAX)</sub>		V <sub>DD</sub> – 0.04	_	>	$ \begin{array}{l} 1.8V \leq V_{DD} < 5.5V, \\ Output \ Amplifier's \ maximum \ drive \end{array} $				
Phase Margin	PM	_	66	_	Degree (°)	$C_L = 400 \text{ pF, } R_L = \infty$				
Slew Rate (10)	SR	_	0.44	_	V/µs	$R_L = 5 k\Omega$				
Short-Circuit Current	I <sub>SC</sub>	3	9	14	mA	DAC code = Full Scale				
Internal Band Gap										
Band Gap Voltage	$V_{BG}$	1.18	1.22	1.26	>					
Band Gap Voltage Temperature Coefficient	V <sub>BGTC</sub>	_	15	_	ppm/°C					
Operating Range		2.0	_	5.5	V	V <sub>REF</sub> pin voltage stable				
(V <sub>DD</sub> )		2.2	1	5.5	<b>V</b>	V <sub>OUT</sub> output linear				
External Reference (V	(REF)									
Input Range (1)	$V_{REF}$	V <sub>SS</sub>	—	$V_{DD} - 0.04$	V	VRxB:VRxA = '11' (buffered mode)				
		V <sub>SS</sub>	_	$V_{DD}$	V	VRxB:VRxA = '10' (unbuffered mode)				
Input Capacitance	C <sub>REF</sub>	_	1	_	pF	VRxB:VRxA = '10' (unbuffered mode)				
Total Harmonic Distortion <sup>(1)</sup>	THD	_	-64	_	dB	V <sub>REF</sub> = 2.048V ± 0.1V, VRxB:VRxA = '10', Gx = '0', Frequency = 1 kHz				
Dynamic Performance	9									
Major Code Transition Glitch (see C.14 "Major-Code Transition Glitch")		_	45	_	nV-s	1 LSb change around major carry (7FFh to 800h)				
Digital Feedthrough (see C.15 "Digital Feed-through")	tor is oncurs	_	<10	_	nV-s					

Note 1 This parameter is ensured by design.

Note 10 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).

		Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le T_{\text{A}} \le +125^{\circ}\text{C}$ (Extended)									
DC Characteristics		All parameters apply across the specified operating ranges unless noted. $V_{DD} = +2.7 \text{V to } 5.5 \text{V, } V_{REF} = +2.048 \text{V to } V_{DD}, V_{SS} = 0 \text{V,} \\ \text{Gx = '0', } R_{L} = 5 \text{ k}\Omega \text{ from } V_{OUT} \text{ to GND, } C_{L} = 100 \text{ pF.} \\ \text{Typical specifications represent values for } V_{DD} = 5.5 \text{V, } T_{A} = +25 ^{\circ}\text{C.}$									
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions					
Digital Inputs/Outputs (LAT0/HVC)											
Schmitt Trigger High- Input Threshold	$V_{IH}$	0.45 V <sub>DD</sub>	_	_	V	$2.7V \le V_{DD} \le 5.5V$ (Allows 2.7V Digital $V_{DD}$ with 5V Analog $V_{DD}$ )					
		0.5 V <sub>DD</sub>	_	_	V	$1.8V \le V_{DD} \le 2.7V$					
Schmitt Trigger Low- Input Threshold	$V_{IL}$	_	_	0.2 V <sub>DD</sub>	٧						
Hysteresis of Schmitt Trigger Inputs	V <sub>HYS</sub>	_	0.1 V <sub>DD</sub>	_	V						
Input Leakage Current	I <sub>IL</sub>	-1	_	1	μA	$V_{IN} = V_{DD}$ and $V_{IN} = V_{SS}$					
Pin Capacitance	C <sub>IN</sub> , C <sub>OUT</sub>	_	10	_	pF	f <sub>C</sub> = 3.4 MHz					
Digital Interface (SDA	, SCL)										
Output Low Voltage	$V_{OL}$	_	_	0.4	V	$V_{DD} \ge 2.0V$ , $I_{OL} = 3 \text{ mA}$					
		_		$0.2~V_{DD}$	V	$V_{DD}$ < 2.0V, $I_{OL}$ = 1 mA					
Input High Voltage (SDA and SCL Pins)	$V_{IH}$	0.7 V <sub>DD</sub>	_	_	V	$1.8V \le V_{DD} \le 5.5V$					
Input Low Voltage (SDA and SCL Pins)	$V_{IL}$		_	0.3 V <sub>DD</sub>	V	$1.8V \le V_{DD} \le 5.5V$					
Input Leakage	ILI	-1		1	μA	$SCL = SDA = V_{SS}$ or $SCL = SDA = V_{DD}$					
Pin Capacitance	$C_{PIN}$	_	10	_	pF	f <sub>C</sub> = 3.4 MHz					

Note 1 This parameter is ensured by design.

			Operatin Temperat	-			rwise specified) 5°C (Extended)			
DC Characteristics		V <sub>DD</sub> = +2. Gx = '0', I	.7V to 5.5\ $R_L = 5 k\Omega$	/, V <sub>REF</sub> = - from V <sub>OUT</sub>	the specified operating ranges unless noted. +2.048V to $V_{DD}$ , $V_{SS}$ = 0V, $T_{T}$ to GND, $C_{L}$ = 100 pF. ent values for $V_{DD}$ = 5.5V, $T_{A}$ = +25°C.					
Parameters	Sym.	Min.	Тур.	Max.	Units		Conditions			
RAM Value										
Value Range	N	0h	_	FFh	hex	8-bit				
		0h	_	3FFh	hex	10-bit				
		0h	_	FFFh	hex	12-bit				
DAC Register POR/BOR	N	Se	ee Table 4	- <u>2</u>	hex	8-bit				
Value		Se	ee Table 4	-2	hex	10-bit				
		Se	ee Table 4	-2	hex	12-bit				
PDCON Initial		See Table 4-2			hex					
Factory Setting										
EEPROM										
Endurance	EN <sub>EE</sub>	_	1M	_	Cycles		, Note 2			
Data Retention	DR <sub>EE</sub>	_	200	_	Years	At +25°	°C <sup>(1, 2)</sup>			
EEPROM Range	N	0h	_	FFh	hex	8-bit	DACx Register(s)			
		0h	_	3FFh	hex	10-bit	DACx Register(s)			
		0h	_	FFFh	hex	12-bit	DACx Register(s)			
Initial Factory Setting	N	Se	ee Table 4	-2						
EEPROM Programming Write Cycle Time	t <sub>WC</sub>	_	11	16	ms	V <sub>DD</sub> = +1.8V to 5.5V				
Power Requirements		•	•			•				
Power Supply Sensitivity	PSS	_	0.002	0.005	%/%	8-bit	Code = 7Fh			
(C.17 "Power-Supply		_	0.002	0.005	%/%	10-bit	Code = 1FFh			
Sensitivity (PSS)")		_	0.002	0.005	%/%	12-bit	Code = 7FFh			
			_	_	_					


Note 1 This parameter is ensured by design.

Note 2 This parameter is ensured by characterization.

#### DC Notes:

- 1. This parameter is ensured by design.
- 2. This parameter is ensured by characterization.
- 3. POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay.
- 4. Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = '10'.
- 5. The PDxB:PDxA = '01', '10', and '11' configurations should have the same current.
- 6. By design, this is worst-case current mode.
- 7. Resistance is defined as the resistance between the  $V_{REF}$  pin (mode VRxB:VRxA = '10') to  $V_{SS}$  pin. For dual-channel devices (MCP47FEBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel.
- 8. INL and DNL are measured at  $V_{OUT}$  with  $V_{RL} = V_{DD}$  (VRxB:VRxA = '00').
- 9. This gain error does not include offset error.
- 10. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12-bit device).
- 11. Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.
- 12. Variation of one output voltage to mean output voltage.

### 1.1 Timing Waveforms and Requirements



**FIGURE 1-1:** V<sub>OUT</sub> Settling Time Waveforms.

TABLE 1-1: WIPER SETTLING TIMING

Timing Characterist	ics	Operat All para V <sub>DD</sub> =	ing Tem ameters +1.8V to	perature apply ac 5.5V, V	e – cross the ' <sub>SS</sub> = 0V	ons (unless otherwise specified) $-40^{\circ}$ C $\leq$ T <sub>A</sub> $\leq$ +125°C (Extended) the specified operating ranges unless noted. $V_{A}$ C, R <sub>L</sub> = 5 kΩ from V <sub>OUT</sub> to GND, C <sub>L</sub> = 100 pF. the values for V <sub>DD</sub> = 5.5V, T <sub>A</sub> = +25°C.						
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions						
V <sub>OUT</sub> Settling Time	t <sub>S</sub>	_	6	_	μs	8-bit	Code = 3Fh $\rightarrow$ BFh; BFh $\rightarrow$ 3Fh <sup>(1)</sup>					
(±1LSb error band,		_	6	_	μs	10-bit	Code = 0FFh $\rightarrow$ 2FFh; 2FFh $\rightarrow$ 0FFh <sup>(1)</sup>					
C <sub>L</sub> = 100 pF ) (see C.13 "Settling Time")		_	6		μs	12-bit	Code = $3FFh \rightarrow BFFh$ ; $BFFh \rightarrow 3FFh^{(1)}$					

Note 1 Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).

### 1.2 I<sup>2</sup>C Mode Timing Waveforms and Requirements






FIGURE 1-2: Power-on and Brown-out Reset Waveforms.




**FIGURE 1-3:**  $I^2C^{TM}$  Power-Down Command Timing.

TABLE 1-2: RESET TIMING

						itions (unless otherwise specified) $-40^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ (Extended)
Timing Characteristi	ics	V <sub>DD</sub> =	+1.8V	to 5.5\	, V <sub>SS</sub> =	s the specified operating ranges unless noted. 0V, $R_L$ = 5 k $\Omega$ from $V_{OUT}$ to GND, $C_L$ = 100 pF. sent values for $V_{DD}$ = 5.5V, $T_A$ = +25°C.
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Power-on Reset Delay	t <sub>PORD</sub>	_	60		μs	Monitor ACK bit response to ensure device responds to command.
Brown-out Reset Delay	t <sub>BORD</sub>		45		μs	$V_{DD}$ transitions from $V_{DD(MIN)} \rightarrow V_{POR}$ $V_{OUT}$ driven to $V_{OUT}$ disabled
Power-Down Output Disable Time Delay	T <sub>PDD</sub>	_	10.5	_	μs	PDxB:PDxA = '11', '10', or '01' -> "00" started from falling edge of the SCL at the end of the 8th clock cycle. Volatile DAC Register = FFh, V <sub>OUT</sub> = 10 mV. V <sub>OUT</sub> not connected.
Power-Down Output Enable Time Delay	T <sub>PDE</sub>	_	1	_	μs	PDxB:PDxA = "00" $\rightarrow$ '11', '10', or '01' started from falling edge of the SCL at the end of the 8th clock cycle. $V_{OUT} = V_{OUT} - 10$ mV. $V_{OUT}$ not connected.



**FIGURE 1-4:**  $I^2C^{TM}$  Bus Start/Stop Bits Timing Waveforms.



**FIGURE 1-5:**  $I^2C^{TM}$  Bus Start/Stop Bits Timing Waveforms.


TABLE 1-3: I<sup>2</sup>C BUS START/STOP BITS AND LAT REQUIREMENTS

I <sup>2</sup> C™ AC Characteristics	Standard Operating Conditions (unless otherwise specified)
	Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended)
	Operating Voltage range is described in DC Characteristics

			1 1 1 3 1 1 3	J - J -	1	1		
Param. No.	Symbol	Characte	ristic	Min.	Max.	Units	Conditions	
	F <sub>SCL</sub>		Standard Mode	0	100	kHz	$C_b = 400 \text{ pF}, 1.8\text{V} - 5.5\text{V}^{(2)}$	
			Fast Mode	0	400	kHz	C <sub>b</sub> = 400 pF, 2.7V - 5.5V	
			High-Speed 1.7	0	1.7	MHz	C <sub>b</sub> = 400 pF, 4.5V - 5.5V	
			High-Speed 3.4	0	3.4	MHz	C <sub>b</sub> = 100 pF, 4.5V - 5.5V	
D102	C <sub>b</sub>	Bus Capacitive	100 kHz mode	_	400	pF		
		Loading	400 kHz mode	_	400	pF		
			1.7 MHz mode	_	400	pF		
			3.4 MHz mode	_	100	pF		
90	T <sub>SU:STA</sub>	Start Condition	100 kHz mode	4700		ns	Note 2	
		Setup Time (Only relevant for	400 kHz mode	600		ns		
		repeated Start	1.7 MHz mode	160	_	ns		
		condition)	3.4 MHz mode	160	_	ns		
91	T <sub>HD:STA</sub>	Start Condition	100 kHz mode	4000	_	ns	Note 2	
		Hold time (After this period the first clock pulse is generated)	400 kHz mode	600	_	ns		
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160	_	ns		
92	T <sub>SU:STO</sub>	Stop Condition	100 kHz mode	4000	_	ns	Note 2	
		Setup Time	400 kHz mode	600	_	ns		
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160	_	ns		
93	T <sub>HD:STO</sub>	Stop Condition	100 kHz mode	4000	_	ns	Note 2	
		Hold Time	400 kHz mode	600		ns		
			1.7 MHz mode	160	_	ns		
			3.4 MHz mode	160		ns		
94	T <sub>LATSU</sub>	LAT ↑ to SCL↑ (write Setup Time	data ACK bit)	10	_	ns	Write Data delayed <sup>(3)</sup>	
95	T <sub>LATHD</sub>	SCL ↑ to LAT↑ (write Hold Time	data ACK bit)	250	_	ns	Write Data delayed <sup>(3)</sup>	
96	T <sub>LAT</sub>	LAT High or Low Time	Э	50	_	ns		
97	T <sub>HVCSU</sub>	HVC High to SCL Hig (of Start condition) - S		25	_	μs	High-Voltage Commands	
98	T <sub>HVCHD</sub>	SCL Low (of Stop cor HVC Low - Hold Time		25	_	μs	High-Voltage Commands	

Note 2 Not Tested. This parameter ensured by characterization.

Note 3 The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in V<sub>OUT</sub> is delayed or not.



**FIGURE 1-6:**  $I^2C^{TM}$  Bus Timing Waveforms.

TABLE 1-4: I<sup>2</sup>C BUS REQUIREMENTS (SLAVE MODE)

I <sup>2</sup> C™ AC Characteristics			Standard Operating Conditions (unless otherwise specified)  Operating Temperature $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ (Extended)  Operating Voltage range is described in DC Characteristics						
Param. No.	Sym.	Charac	cteristic	Min.	Max.	Units	Conditions		
100	T <sub>HIGH</sub>	Clock high time	100 kHz mode	4000	_	ns	1.8V-5.5V <sup>(2)</sup>		
			400 kHz mode	600	_	ns	2.7V-5.5V		
			1.7 MHz mode	120	_	ns	4.5V-5.5V		
			3.4 MHz mode	60	_	ns	4.5V-5.5V		
101	$T_{LOW}$	Clock low time	100 kHz mode	4700	_	ns	1.8V-5.5V <sup>(2)</sup>		
			400 kHz mode	1300	_	ns	2.7V-5.5V		
			1.7 MHz mode	320	_	ns	4.5V-5.5V		
			3.4 MHz mode	160	_	ns	4.5V-5.5V		
102A <sup>(2)</sup>	102A <sup>(2)</sup> T <sub>RSCL</sub>	SCL rise time	100 kHz mode	_	1000	ns	C <sub>b</sub> is specified to be from		
			400 kHz mode	$20 + 0.1C_{b}$	300	ns	10 to 400 pF (100 pF		
			1.7 MHz mode	20	80	ns	maximum for 3.4 MHz mode)		
			1.7 MHz mode	20	160	ns	After a Repeated Start condition or an Acknowledge bit		
			3.4 MHz mode	10	40	ns			
			3.4 MHz mode	10	80	ns	After a Repeated Start condition or an Acknowledge bit		
102B <sup>(2)</sup>	$T_{RSDA}$	SDA rise time	100 kHz mode	_	1000	ns	Cb is specified to be from 10 to 400 pF (100 pF		
			400 kHz mode	$20 + 0.1C_{b}$	300	ns			
			1.7 MHz mode	20	160	ns	maximum for 3.4 MHz mode)		
			3.4 MHz mode	10	80	ns	/		

Note 2 Not Tested. This parameter ensured by characterization.

TABLE 1-5: I<sup>2</sup>C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED)

I <sup>2</sup> C™ AC	Characteri	stics	Standard Operating Conditions (unless otherwise specified) Operating Temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ (Extended) Operating Voltage range is described in DC Characteristics						
Param. No.	Sym.	Charac	cteristic	eristic Min. N		Units	Conditions		
103A <sup>(2)</sup>	T <sub>FSCL</sub>	SCL fall time	100 kHz mode	_	300	ns	C <sub>b</sub> is specified to be from		
			400 kHz mode	20 + 0.1C <sub>b</sub>	300	ns	10 to 400 pF		
			1.7 MHz mode	20	80	ns	(100 pF maximum for 3.4 MHz mode) <sup>(4)</sup>		
			3.4 MHz mode	10	40	ns	0. 1 Wil 12 Mode)		
103B <sup>(2)</sup>	T <sub>FSDA</sub>	SDA fall time	100 kHz mode	_	300	ns	C <sub>b</sub> is specified to be from		
			400 kHz mode	20 + 0.1C <sub>b</sub>	300	ns	10 to 400 pF		
			1.7 MHz mode	20	160	ns	(100 pF maximum for 3.4 MHz mode) <sup>(4)</sup>		
			3.4 MHz mode	10	80	ns	·		
106	T <sub>HD:DAT</sub>	Data input hold	100 kHz mode	0	_	ns	1.8V-5.5V <sup>(2, 5)</sup>		
		time	400 kHz mode	0	_	ns	2.7V-5.5V <sup>(5)</sup>		
			1.7 MHz mode	0	_	ns	4.5V-5.5V <sup>(5)</sup>		
			3.4 MHz mode	0	_	ns	4.5V-5.5V <sup>(5)</sup>		
107	T <sub>SU:DAT</sub>	Data input	100 kHz mode	250	_	ns	Note 2, Note 6		
		setup time	400 kHz mode	100	_	ns	Note 6		
				1.7 MHz mode	10	_	ns		
			3.4 MHz mode	10	_	ns			
109	T <sub>AA</sub>	Output valid	100 kHz mode	_	3450	ns	Note 2, Note 7		
		from clock	400 kHz mode	_	900	ns	Note 7		
			1.7 MHz mode	_	150	ns	$C_b = 100 \text{ pF}^{(7, 8)}$		
				_	310	ns	$C_b = 400 \text{ pF}^{(2, 7)}$		
			3.4 MHz mode	_	150	ns	$C_b = 100 \text{ pF}^{(7)}$		
110	T <sub>BUF</sub>	Bus free time	100 kHz mode	4700	_	ns	Time the bus must be free		
			400 kHz mode	1300	_	ns	before a new transmis-		
			1.7 MHz mode	N.A.	_	ns	sion can start <sup>(2)</sup>		
			3.4 MHz mode	N.A.	_	ns			
111	T <sub>SP</sub>	Input filter spike	100 kHz mode	_	50	ns	NXP Spec states N.A. <sup>(2)</sup>		
		suppression	400 kHz mode		50	ns			
		(SDA and SCL)	1.7 MHz mode		10	ns	Spike suppression		
			3.4 MHz mode		10	ns	Spike suppression		

- Note 2 Not Tested. This parameter ensured by characterization.
- Note 4 Use Cb in pF for the calculations.
- Note 5 A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- Note 6 A fast-mode (400 kHz)  $I^2C$ -bus device can be used in a standard-mode (100 kHz)  $I^2C$ -bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line  $T_R$  max.+ $t_{SU;DAT} = 1000 + 250 = 1250$  ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
- Note 7 As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- Note 8 Ensured by the T<sub>AA</sub> 3.4 MHz specification test.

#### **Timing Table Notes:**

- 1. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device).
- 2. Not Tested. This parameter ensured by characterization.
- The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in V<sub>OUT</sub> is delayed or not.
- 4. Use Cb in pF for the calculations.
- 5. A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition.
- 6. A fast-mode (400 kHz)  $I^2C$ -bus device can be used in a standard-mode (100 kHz)  $I^2C$ -bus system, but the requirement  $t_{SU;DAT} \ge 250$  ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line
  - $T_R$  max.+ $t_{SU;DAT}$  = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.
- 7. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions.
- 8. Ensured by the T<sub>AA</sub> 3.4 MHz specification test.

### **TEMPERATURE SPECIFICATIONS**

<b>Electrical Specifications:</b> Unless otherwise indicated, $V_{DD} = +2.7V$ to $+5.5V$ , $V_{SS} = GND$ .									
Parameters	Symbol	Min.	Typical	Max.	Units	Conditions			
Temperature Ranges									
Specified Temperature Range	T <sub>A</sub>	-40	_	+125	°C				
Operating Temperature Range	T <sub>A</sub>	-40	_	+125	°C	Note 1			
Storage Temperature Range	T <sub>A</sub>	-65	_	+150	°C				
Thermal Package Resistances									
Thermal Resistance, 8L-TSSOP	$\theta_{JA}$	_	139	_	°C/W				

Note 1: The MCP47FEBXX devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause  $T_J$  to exceed the Maximum Junction Temperature of +150°C.

NOTES:

#### 2.0 TYPICAL PERFORMANCE CURVES

Note:

The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10 MB file attachment limit of many mail servers.

The MCP47FXBXX Performance Curves document is literature number DS20005378, and can be found on the Microchip website. Look at the MCP47FEBXX product page under "Documentation and Software", in the Data Sheets category.

NOTES:

#### 3.0 PIN DESCRIPTIONS

Overviews of the pin functions are provided in Sections 3.1 "Positive Power Supply Input  $(V_{DD})$ " through Section 3.8 "I<sup>2</sup>C - Serial Data Pin (SDA)". The descriptions of the pins for the single-DAC output device are listed in Table 3-1, and descriptions for the dual-DAC output device are listed in Table 3-2.

TABLE 3-1: MCP47FEBX1 (SINGLE-DAC) PINOUT DESCRIPTION

	Pin					
TSSOP-8L	Symbol	I/O	Buffer Type	Standard Function		
1	$V_{DD}$	_	Р	Supply Voltage Pin		
2	V <sub>REF0</sub>	Α	Analog	Voltage Reference Input Pin		
3	V <sub>OUT0</sub>	Α	Analog	Buffered analog voltage output pin		
4	NC	1	-	Not Internally Connected		
5	$V_{SS}$		Р	Ground reference pin for all circuitries on the device		
6	LAT0/HVC	I	HV ST	DAC Register Latch/High-Voltage Command Pin. Latch Pin allows the value in the Serial Shift Register to transfer to the volatile DAC register. High-Voltage Command allows User Configuration bits to be written.		
7	SCL	I	ST	I <sup>2</sup> C™ Serial Clock Pin		
8	SDA	I/O	ST	I <sup>2</sup> C Serial Data Pin		

Legend:

A = Analog I = Input ST = Schmitt Trigger

O = Output

I/O = Input/Output

P = Power

TABLE 3-2: MCP47FEBX2 (DUAL-DAC) PINOUT DESCRIPTION

	Pin						
TSSOP-8	Symbol	I/O	Buffer Type	Standard Function			
1	V <sub>DD</sub>	_	Р	Supply Voltage Pin			
2	V <sub>REF</sub>	Α	Analog	Voltage Reference Input Pin (for DAC0 or DAC0 and DAC1)			
3	V <sub>OUT0</sub>	Α	Analog	Buffered analog voltage output 0 pin (DAC0 output)			
4	V <sub>OUT1</sub>	Α	Analog	Buffered analog voltage output 1 pin (DAC1 output)			
5	V <sub>SS</sub>	_	Р	Ground reference pin for all circuitries on the device			
6	LAT/HVC	I	HV ST	DAC Register Latch/High-Voltage Command Pin. Latch Pin allows the value in the Serial Shift Register to transfer to the volatile DAC register(s) (for DAC0 or DAC0 and DAC1). High-Voltage Command allows User Configuration bits to be written.			
7	SCL	I	ST	I <sup>2</sup> C™ Serial Clock Pin			
8	SDA	I/O	ST	I <sup>2</sup> C Serial Data Pin			

Legend:

A = Analog

ST = Schmitt Trigger

I = Input

O = Output

I/O = Input/Output

P = Power

#### 3.1 Positive Power Supply Input (V<sub>DD</sub>)

 $V_{DD}$  is the positive supply voltage input pin. The input supply voltage is relative to  $V_{SS}$ .

The power supply at the  $V_{DD}$  pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1  $\mu$ F (ceramic) to ground. An additional 10  $\mu$ F capacitor (tantalum) in parallel is also recommended to further attenuate noise present in application boards.

#### 3.2 Voltage Reference Pin (V<sub>REF</sub>)

The  $V_{REF}$  pin is either an input or an output. When the DAC's voltage reference is configured as the  $V_{REF}$  pin, the pin is an input. When the DAC's voltage reference is configured as the internal band gap, the pin is an output.

When the DAC's voltage reference is configured as the  $V_{REF}$  pin, there are two options for this voltage input:  $V_{REF}$  pin voltage buffered or unbuffered. The buffered option is offered in cases where the external reference voltage does not have sufficient current capability to not drop it's voltage when connected to the internal resistor ladder circuit.

When the DAC's voltage reference is configured as the device  $V_{DD}$ , the  $V_{REF}$  pin is disconnected from the internal circuit.

When the DAC's voltage reference is configured as the internal band gap, the  $V_{REF}$  pin's drive capability is minimal, so the output signal should be buffered.

See Section 5.2 "Voltage Reference Selection" and Register 4-2 for more details on the Configuration bits.

#### 3.3 Analog Output Voltage Pin (V<sub>OUT</sub>)

V<sub>OUT</sub> is the DAC analog voltage output pin. The DAC output has an output amplifier. The DAC output range is dependent on the selection of the voltage reference source (and potential Output Gain selection). These are:

- Device V<sub>DD</sub> The full-scale range of the DAC output is from V<sub>SS</sub> to approximately V<sub>DD</sub>.
- V<sub>REF</sub> pin The full-scale range of the DAC output is from V<sub>SS</sub> to G \* V<sub>RL</sub>, where G is the gain selection option (1x or 2x).
- Internal Band Gap The full-scale range of the DAC output is from V<sub>SS</sub> to G \* (2 \* V<sub>BG</sub>), where G is the gain selection option (1x or 2x).

In Normal mode, the DC impedance of the output pin is about  $1\Omega$ . In Power-Down mode, the output pin is internally connected to a known pull-down resistor of 1 k $\Omega$ , 100 k $\Omega$ , or open. The Power-Down selection bits settings are shown Register 4-3 (Table 5-5).

#### 3.4 No Connect (NC)

The NC pin is not connected to the device.

#### 3.5 Ground $(V_{SS})$

The V<sub>SS</sub> pin is the device ground reference.

The user must connect the  $V_{\rm SS}$  pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application PCB (printed circuit board), it is highly recommended that the  $V_{\rm SS}$  pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board.

## 3.6 Latch Pin (LAT)/High-Voltage Command (HVC)

The LAT pin is used to force the transfer of the DAC register's shift register to the DAC output register. This allows DAC outputs to be updated at the same time.

The update of the VRxB:VRxA, PDxB:PDxA, Gx bits are also controlled by the LAT pin state.

The HVC pin allows the device's nonvolatile user configuration bits to be programmed when the HVC pin is greater than the  $V_{IHH}$  entry voltage.

#### 3.7 I<sup>2</sup>C - Serial Clock Pin (SCL)

The SCL pin is the serial clock pin of the  $I^2C$  interface. The MCP47FEBXX's  $I^2C$  interface only acts as a slave and the SCL pin accepts only external serial clocks. The input data from the Master device is shifted into the SDA pin on the rising edges of the SCL clock and output from the device occurs at the falling edges of the SCL clock. The SCL pin is an open-drain N-channel driver. Therefore, it needs an external pull-up resistor from the  $V_{DD}$  line to the SCL pin. Refer to Section 6.0 " $I^2C$  Serial Interface Module" for more details of  $I^2C$  Serial Interface communication.

### 3.8 I<sup>2</sup>C - Serial Data Pin (SDA)

The SDA pin is the serial data pin of the  $I^2C$  interface. The SDA pin is used to write or read the DAC registers and Configuration bits. The SDA pin is an open-drain N-channel driver. Therefore, it needs an external pull-up resistor from the  $V_{DD}$  line to the SDA pin. Except for Start and Stop conditions, the data on the SDA pin must be stable during the high period of the clock. The high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. Refer to Section 6.0 " $I^2C$  Serial Interface Module" for more details of  $I^2C$  Serial Interface communication.

#### 4.0 GENERAL DESCRIPTION

The MCP47FEBX1 (MCP47FEB01, MCP47FEB11, and MCP47FEB21) devices are single-channel voltage output devices. MCP47FEBX2 (MCP47FEB02, MCP47FEB12, and MCP47FEB22) devices are dual-channel voltage output devices.

These devices are offered with 8-bit (MCP47FEB0X), 10-bit (MCP47FEB1X) and 12-bit (MCP47FEB2X) resolution and include nonvolatile memory (EEPROM), an I<sup>2</sup>C serial interface and a write latch (LAT) pin to control the update of the written DAC value to the DAC output pin.

The devices use a resistor ladder architecture. The resistor ladder DAC is driven from a software-selectable voltage reference source. The source can be either the device's internal  $V_{\rm DD}$ , an external  $V_{\rm REF}$  pin voltage (buffered or unbuffered) or an internal band gap voltage source.

The DAC output is buffered with a low power and precision output amplifier (op amp). This output amplifier provides a rail-to-rail output with low offset voltage and low noise. The gain (1x or 2x) of the output buffer is software configurable.

This device also has user-programmable nonvolatile memory (EEPROM), which allows the user to save the desired POR/BOR value of the DAC register and device configuration bits. High Voltage lock bits can be used to ensure that the devices output settings are not accidentally modified.

The devices operates from a single supply voltage. This voltage is specified from 2.7V to 5.5V for full specified operation, and from 1.8V to 5.5V for digital operation. The device operates between 1.8V and 2.7V, but some device parameters are not specified.

The main functional blocks are:

- Power-on Reset/Brown-out Reset (POR/BOR)
- Device Memory
- Resistor Ladder
- Output Buffer/V<sub>OUT</sub> Operation
- Internal Band Gap (Voltage Reference)
- I<sup>2</sup>C Serial Interface Module

## 4.1 Power-on Reset/Brown-out Reset (POR/BOR)

The internal Power-on Reset (POR)/Brown-out Reset (BOR) circuit monitors the power supply voltage ( $V_{DD}$ ) during operation. This circuit ensures correct device start-up at system power-up and power-down events. The device's RAM retention voltage ( $V_{RAM}$ ) is lower than the POR/BOR voltage trip point ( $V_{POR}/V_{BOR}$ ). The maximum  $V_{POR}/V_{BOR}$  voltage is less than 1.8V.

POR occurs as the voltage is rising (typically from 0V), while BOR occurs as the voltage is falling (typically from  $V_{DD(MIN)}$  or higher).

The POR and BOR trip points are at the same voltage, and the condition is determined by whether the  $V_{DD}$  voltage is rising or falling (see Figure 4-1). What occurs is different depending on if the reset is a POR or BOR reset.

When  $V_{POR}/V_{BOR} < V_{DD} < 2.7V$ , the electrical performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its EEPROM and reading and writing to its volatile memory if the proper serial command is executed.

#### 4.1.1 POWER-ON RESET

The Power-on Reset is the case where the device  $V_{DD}$  is having power applied to it from the  $V_{SS}$  voltage level. As the device powers-up, the  $V_{OUT}$  pin will float to an unknown value. When the device's  $V_{DD}$  is above the transistor threshold voltage of the device, the output will start being pulled low. After the  $V_{DD}$  is above the POR/BOR trip point ( $V_{BOR}/V_{POR}$ ), the resistor network's wiper will be loaded with the POR value (mid-scale). The volatile memory determines the analog output ( $V_{OUT}$ ) pin voltage. After the device is powered-up, the user can update the device memory.

When the rising  $V_{DD}$  voltage crosses the  $V_{POR}$  trip point, the following occurs:

- Nonvolatile DAC register value latched into volatile DAC register
- Nonvolatile Configuration bit values latched into volatile Configuration bits
- POR Status bit is set ('1')
- The Reset Delay Timer (t<sub>PORD</sub>) starts; when the reset delay timer (t<sub>PORD</sub>) times out, the I<sup>2</sup>C serial interface is operational. During this delay time, the I<sup>2</sup>C interface will not accept commands.
- The Device Memory Address pointer is forced to 00h

The analog output (V<sub>OUT</sub>) state will be determined by the state of the volatile Configuration bits and the DAC register. This is called a Power-on Reset (event).

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.

#### 4.1.2 BROWN-OUT RESET

The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range.

When the falling  $V_{DD}$  voltage crosses the  $V_{POR}$  trip point (BOR event), the following occurs:

- · Serial Interface is disabled
- · EEPROM Writes are disabled
- Device is forced into a power-down state (PDxB:PDxA = '11'). Analog circuitry is turned off.
- · Volatile DAC Register is forced to 000h
- Volatile configuration bits VRxB:VRxA and Gx are forced to '0'

If the  $V_{DD}$  voltage decreases below the  $V_{RAM}$  voltage, all volatile memory may become corrupted.

As the voltage recovers above the  $V_{POR}/V_{BOR}$  voltage see Section 4.1.1 "Power-on Reset".

Serial commands not completed due to a brown-out condition may cause the memory location (volatile and nonvolatile) to become corrupted.

Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions.




FIGURE 4-1: Power-on Reset Operation.

#### 4.2 Device Memory

User memory includes three types of memory:

- Volatile Register Memory (RAM)
- Nonvolatile Register Memory
- Device Configuration Memory

Each memory address is 16 bits wide. There are five nonvolatile user-control bits that do not reside in memory mapped register space (see Section 4.2.3 "Device Configuration Memory").

## 4.2.1 VOLATILE REGISTER MEMORY (RAM)

There are up to six Volatile Memory locations:

- · DAC0 and DAC1 Output Value Registers
- · VREF Select Register
- · Power-Down Configuration Register
- · Gain and Status Register
- · WiperLock Technology Status Register

The volatile memory starts functioning when the device  $V_{DD}$  is at (or above) the RAM retention voltage ( $V_{RAM}$ ). The volatile memory will be loaded with the default device values when the  $V_{DD}$  rises across the  $V_{POR}/V_{BOR}$  voltage trip point.

TABLE 4-1: MEMORY MAP (x16)

Address	Function	Config Bit <sup>(1)</sup>
00h	Volatile DAC0 Register	CL0
01h	Volatile DAC1 Register	CL1
02h	Reserved	_
03h	Reserved	_
04h	Reserved	_
05h	Reserved	_
06h	Reserved	_
07h	Reserved	_
08h	V <sub>REF</sub> Register	_
09h	Power-Down Register	_
0Ah	Gain and Status Register	_
0Bh	WiperLock Technology Status Register	_
0Ch	Reserved	_
0Dh	Reserved	_
0Eh	Reserved	_
0Fh	Reserved	_

Volatile Memory address range

4.2.2 NONVOLATILE REGISTER MEMORY

This memory can be grouped into two uses of nonvolatile memory. These are the DAC Output Value and Configuration registers:

- Nonvolatile DAC0 and DAC1 Output Value Registers
- · Nonvolatile VREF Select Register
- · Nonvolatile Power Down Configuration Register
- Nonvolatile Gain and I<sup>2</sup>C Slave Address

The nonvolatile memory starts functioning below the device's  $V_{POR}/V_{BOR}$  trip point and is loaded into the corresponding volatile registers whenever the device rises above the POR/BOR voltage trip point.

The device starts writing the EEPROM memory location at the completion of the serial interface command. For the I<sup>2</sup>C interface, this is the acknowledge pulse of the EEPROM write command.

**Note:** When the nonvolatile memory is written, the corresponding volatile memory is **not** modified.

The nonvolatile DAC registers enables stand-alone operation of the device (without Microcontroller control) after being programmed to the desired value.

Address	Function	Config Bit <sup>(1)</sup>
10h	Nonvolatile DAC0 Register	DL0
11h	Nonvolatile DAC1 Register	DL1
12h	Reserved	_
13h	Reserved	_
14h	Reserved	_
15h	Reserved	_
16h	Reserved	_
17h	Reserved	_
18h	Nonvolatile V <sub>REF</sub> Register	_
19h	Nonvolatile Power-Down Register	_
1Ah	NV Gain and I <sup>2</sup> C <sup>™</sup> 7-bits Slave Address	SALCK
1Bh	Reserved	_
1Ch	Reserved	_
1Dh	Reserved	_
1Eh	Reserved	
1Fh	Reserved	_

Nonvolatile Memory address range

Note 1:Device Configuration Memory bits requires a High-Voltage Enable or Disable Command ( $\overline{LAT}/\overline{LAT0} = V_{IHH}$ , or  $\overline{CS} = V_{IHH}$ ) to modify the bit value.

## 4.2.3 DEVICE CONFIGURATION MEMORY

There are up to five nonvolatile user bits that are not directly mapped into the address space. These nonvolatile device configuration bits control the following functions:

- DAC Register and Configuration WiperLock Technology (2 bits per DAC)
- I<sup>2</sup>C Slave Address Write Protect (Lock)

The Status register shows the states of the device WiperLock Technology configuration bits. The STATUS register is described in Register 4-6.

The operation of WiperLock Technology is discussed in **Section 4.2.6 "WiperLock Technology"** while I<sup>2</sup>C Slave Address Write Protect is discussed in **Section 4.2.7 "I<sup>2</sup>C Slave Address Write Protect"**.

#### 4.2.4 UNIMPLEMENTED REGISTER BITS

Read Commands of a valid location will read unimplemented bits as '0'.

## 4.2.5 UNIMPLEMENTED (RESERVED) LOCATIONS

Normal (Voltage) Commands (Read or Write) to any unimplemented memory address (Reserved) will result in a Command Error condition (NACK). Read Commands of a reserved location will read bits as '1'.

High-Voltage Commands (Enable or Disable) to any unimplemented Configuration bits will result in a Command Error condition (NACK).

## 4.2.5.1 Default Factory POR Memory State of Nonvolatile Memory (EEPROM)

Table 4-2 shows the default factory POR initialization of the device memory map for the 8-, 10- and 12-bit devices.

**Note:** The Volatile memory locations will be determined by the nonvolatile memory states (registers and device configuration bits).

#### TABLE 4-2: FACTORY DEFAULT POR / BOR VALUES

SS		POR/BOR Value		
Address	Function	8-bit	10-bit	12-bit
00h	Volatile DAC0 Register	7Fh	1FFh	7FFh
01h	Volatile DAC1 Register	7Fh	1FFh	7FFh
02h	Reserved (2)	FFh	3FFh	FFFh
03h	Reserved (2)	FFh	3FFh	FFFh
04h	Reserved (2)	FFh	3FFh	FFFh
05h	Reserved (2)	FFh	3FFh	FFFh
06h	Reserved (2)	FFh	3FFh	FFFh
07h	Reserved (2)	FFh	3FFh	FFFh
08h	V <sub>REF</sub> Register	0000h	0000h	0000h
09h	Power-Down Register	0000h	0000h	0000h
0Ah	Gain and Status Register	0080h	0080h	0080h
0Bh	WiperLock Technology Status Register	0000h	0000h	0000h
0Ch	Reserved (2)	FFh	3FFh	FFFh
0Dh	Reserved (2)	FFh	3FFh	FFFh
0Eh	Reserved (2)	FFh	3FFh	FFFh
0Fh	Reserved (2)	FFh	3FFh	FFFh

SS		POR/BOR Value			
Address	Function	8-bit	10-bit	12-bit	
10h	Nonvolatile DAC0 Register	7Fh	1FFh	7FFh	
11h	Nonvolatile DAC1 Register	7Fh	1FFh	7FFh	
12h	Reserved (2)	FFh	3FFh	FFFh	
13h	Reserved (2)	FFh	3FFh	FFFh	
14h	Reserved (2)	FFh	3FFh	FFFh	
15h	Reserved (2)	FFh	3FFh	FFFh	
16h	Reserved (2)	FFh	3FFh	FFFh	
17h	Reserved (2)	FFh	3FFh	FFFh	
18h	Nonvolatile V <sub>REF</sub> Register	0000h	0000h	0000h	
19h	Nonvolatile Power-Down Register	0000h	0000h	0000h	
1Ah	NV Gain and I <sup>2</sup> C <sup>™</sup> 7-bit Slave Address <sup>(1)</sup>	00 <mark>E0</mark> h (1)	00 <mark>E0</mark> h (1)	00 <mark>E0</mark> h (1)	
1Bh	Reserved <sup>(2)</sup>	FFh	3FFh	FFFh	
1Ch	Reserved (2)	FFh	3FFh	FFFh	
1Dh	Reserved (2)	FFh	3FFh	FFFh	
1Eh	Reserved (2)	FFh	3FFh	FFFh	
1Fh	Reserved (2)	FFh	3FFh	FFFh	

Volatile Memory address range

Nonvolatile Memory address range

1: A0 I<sup>2</sup>C 7-bit Slave Address option is '110 0000' and the Slave Address Lock (SALCK) bit is enabled ('1').

2: Reading a reserved memory location will result in the I<sup>2</sup>C command to Not ACK the command byte. The device data bits will output all '1's. A Start condition will reset the I<sup>2</sup>C interface.

#### 4.2.6 WIPERLOCK TECHNOLOGY

The MCP47FEBXX device's WiperLock technology allows application-specific device settings (DAC register and configuration) to be secured without requiring the use of an additional write-protect pin. There are two configuration bits (DLx:CLx) for each DAC (DAC0 and DAC1).

Dependent on the state of the DLx:CLx configuration bits, WiperLock technology prevents the serial commands from the following actions on the DACx registers and bits:

- Writing to the specified volatile DACx Register memory location
- Writing to the specified nonvolatile DACx Register memory location
- Writing to the specified volatile DACx configuration bits
- Writing to the specified nonvolatile DACx configuration bits

Each pair of these configuration bits control one of four modes. These modes are shown in Table 4-4. The addresses for the configuration bits are shown in Table 4-1.

To modify the configuration bits, the HVC pin must be forced to the  $V_{IHH}$  state and then receive an Enable or Disable command on the desired pair of DAC Register addresses.

**Note:** To modify the CL0 bit, the Enable or Disable command specifies address 00h, while to modify the DL0 bit, the Enable or Disable command specifies address 10h.

Please refer to the Section 7.5 "Enable Configuration Bit (High-Voltage)" and Section 7.6 "Disable Configuration Bit (High-Voltage)" commands for operation.

During device communication, if the
Device Address/Command combination is
invalid or an unimplemented Address is
specified, then the MCP47FEBXX will
NACK that byte. To reset the I <sup>2</sup> C state
machine, the I <sup>2</sup> C communication must
detect a Start bit.

## 4.2.6.1 POR/BOR Operation when WiperLock Technology Enabled

The WiperLock Technology state is not affected by a POR/BOR event. A POR/BOR event will load the Volatile DAC0 (DAC1) register values with the Nonvolatile DAC0 (DAC1) register values.

## 4.2.7 I<sup>2</sup>C SLAVE ADDRESS WRITE PROTECT

The MCP47FEBXX device's I<sup>2</sup>C Slave Address is stored in the EEPROM memory. This allows the address to be modified to the applications requirement. To ensure that the I<sup>2</sup>C Slave Address is not unintentionally modified, the memory has a high voltage write protect bit. This configurations bit is shown in Table 4-3.

Note:	To modify the SALCK bit, the Enable or
	Disable command specifies address 1Ah.

## TABLE 4-3: SALCK FUNCTIONAL DESCRIPTION

SALCK	Operation
1	The nonvolatile I <sup>2</sup> C™ Slave Address bits (ADD6:ADD0) are locked
0	The nonvolatile I <sup>2</sup> C Slave Address bits (ADD6:ADD0) are unlocked

TABLE 4-4: WIPERLOCK TECHNOLOGY CONFIGURATION BITS FUNCTIONAL DESCRIPTION

(3)	Register / Bits				
DLX:CLX	၌ DACx		DACx Configuration (1)		Comments
DLx	Volatile	Nonvolatile	Volatile	Nonvolatile	
11	Locked	Locked	Locked	Locked	All DACx registers are locked
10	Locked	Locked	Unlocked	Locked	All DACx registers are locked except volatile DACx Configuration registers. This allows operation of power-down modes
01	Unlocked	Locked	Unlocked	Locked	Volatile DACx registers unlocked, nonvolatile DACx registers locked
00	Unlocked	Unlocked	Unlocked	Unlocked	All DACx registers are unlocked

**Note 1:** DAC Configuration bits include Voltage Reference Control bits (VRxB:VRxA), Power-Down Control bits (PDxB:PDxA), and Output Gain bits (Gx).

2: The state of these configuration bits (DLx:CLx) are reflected in WLxB:WLxA bits as shown in Register 4-6.

#### 4.2.8 DEVICE REGISTERS

12-bit

10-bit

8-bit

Register 4-1 shows the format of the DAC Output Value registers for both the volatile memory locations and the nonvolatile memory locations. These registers will be either 8 bits, 10 bits, or 12 bits wide. The values are right justified.

#### REGISTER 4-1: DAC0 AND DAC1 REGISTERS (VOLATILE AND NONVOLATILE)

U-0 U-0 U-0 U-0 R/W-0 D11 D02 D10 D09 D08 D07 D06 D05 D04 D03 D01 D00 \_\_(1) \_\_(1) D09 D08 D07 D06 D05 D04 D03 D02 D01 D00 \_\_(1) \_\_(1) \_\_(1) \_\_(1) D07 D06 D05 D04 D03 D02 D01 D00 bit 15 bit 0

Legend:			
R = Readable bit -n = Value at POR = 12-bit device	W = Writable bit '1' = Bit is set = 10-bit device	U = Unimplemented bit, read as '0' '0' = Bit is cleared = 8-bit device	x = Bit is unknown

12-bit bit 15-12	10-bit bit 15-10	8-bit bit 15-8	Unimplemented: Read as '0'
bit 11-0	_	-	D11-D00: DAC Output value - 12-bit devices  FFFh = Full-Scale output value  7FFh = Mid-Scale output value  000h =Zero-Scale output value
_	bit 9-0	_	D09-D00: DAC Output value - 10-bit devices  3FFh = Full-Scale output value  1FFh = Mid-Scale output value  000h =Zero-Scale output value
	_	bit 7-0	D07-D00: DAC Output value - 8-bit devices  FFh = Full-Scale output value  7Fh = Mid-Scale output value  000h =Zero-Scale output value

Note 1: Unimplemented bit, read as '0'.

Register 4-2 shows the format of the Voltage Reference Control Register. Each DAC has two bits to control the source of the voltage reference of the DAC. This register is for both the volatile memory locations and the nonvolatile memory locations. The width of this register is 2 times the number of DACs for the device.

# REGISTER 4-2: VOLTAGE REFERENCE (VREF) CONTROL REGISTER (VOLATILE AND NONVOLATILE) (ADDRESSES 08h AND 18h)

Single Dual

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
,	1			_	_	1	_	_	_	_	_	_	(1)	(1)	VR0B	VR0A
		_	_	_	_		_	_	_	_	_	_	VR1B	VR1A	VR0B	VR0A
	bit 15															bit 0

Legend:			
R = Readable bit -n = Value at POR = Single-channel de	W = Writable bit '1' = Bit is set evice	U = Unimplemented bit, read as '0' '0' = Bit is cleared = Dual-channel device	x = Bit is unknown

Single	Dual	
bit 15-2	bit 15-4	Unimplemented: Read as '0'
bit 1-0	bit 3-0	VRxB-VRxA: DAC Voltage Reference Control bits
		11 = V <sub>REF</sub> pin (Buffered); V <sub>REF</sub> buffer enabled.
		10 = V <sub>RFF</sub> pin (Unbuffered); V <sub>RFF</sub> buffer disabled.
		01 = Internal Band Gap (1.22V typical); V <sub>REF</sub> buffer enabled. V <sub>REF</sub> voltage driven when powered-down.
		00 = V <sub>DD</sub> (Unbuffered); V <sub>REF</sub> buffer disabled. Use this state with Power-down bits for lowest current.

Note 1: Unimplemented bit, read as '0'.

Register 4-3 shows the format of the Power-Down Control Register. Each DAC has two bits to control the Power-Down state of the DAC. This register is for both the volatile memory locations and the nonvolatile memory locations. The width of this register is 2 times the number of DACs for the device.

# REGISTER 4-3: POWER-DOWN CONTROL REGISTER (VOLATILE AND NONVOLATILE) (ADDRESSES 09h, 19h)

Single Dual

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_	_	_	_	_	_	_	_	_	_	(1)	(1)	PB0B	PB0A
_	_	_	_	_	_	_	_	_	_	_	_	PB1B	PB1A	PB0B	PB0A
bit 15															bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Single-channel d	evice	= Dual-channel device	

Single	Dual	
bit 15-2	bit 15-4	Unimplemented: Read as '0'
bit 1-0	bit 3-0	PBxB-PBxA: DAC Power-Down Control bits <sup>(2)</sup>
		11 = Powered Down - V <sub>OUT</sub> is open circuit.
		10 = Powered Down - $V_{OUT}$ is loaded with a 100 kΩ resistor to ground.
		01 = Powered Down - $V_{OUT}$ is loaded with a 1 kΩ resistor to ground.
		00 = Normal Operation (Not powered-down).

Note 1: Unimplemented bit, read as '0'.

2: See Table 5-5 and Figure 5-10 for more details.

Register 4-4 shows the format of the Gain Control and System Status Register. Each DAC has one bit to control the gain of the DAC and three Status bits. This register is for both the volatile memory locations and the nonvolatile memory locations.

## REGISTER 4-4: GAIN CONTROL AND SYSTEM STATUS REGISTER (VOLATILE) (ADDRESS 0Ah)

Single Dual

	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/C-1	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
Ī		_	_	_	_	_	(1)	G0	POR	EEWA	_	_	_	_	_	_
	_	_	_	_		_	G1	G0	POR	EEWA	_			_	_	
Ī	bit 15	•		•		•	•	•								bit 0

Legend:			
R = Readable bit -n = Value at POR	W = Writable bit '1' = Bit is set	C = Clear-able bit '0' = Bit is cleared	U = Unimplemented bit, read as '0' x = Bit is unknown
= Single-channel dev	ice	= Dual-channel device	

Single	Dual	
bit 15-9	bit 15-10	Unimplemented: Read as '0'
_	bit 9	<ul> <li>G1: DAC1 Output Driver Gain control bits (Dual-Channel Device only)</li> <li>1 = 2x Gain. Not applicable when V<sub>DD</sub> is used as V<sub>RL</sub>.</li> <li>0 = 1x Gain.</li> </ul>
bit 8	bit 8	<ul> <li>G0: DAC0 Output Driver Gain control bits</li> <li>1 = 2x Gain. Not applicable when V<sub>DD</sub> is used as V<sub>RL</sub>.</li> <li>0 = 1x Gain.</li> </ul>
bit 7	bit 7	POR: Power-on Reset (Brown-out Reset) Status bit This bit indicates if a Power-on Reset (POR) or Brown-out Reset (BOR) event has occurred since the last read command of this register. Reading this register clears the state of the POR Status bit.
		<ul> <li>1 = A POR (BOR) event occurred since the last read of this register. Reading this register clears this bit.</li> <li>0 = A POR (BOR) event has not occurred since the last read of this register.</li> </ul>
bit 6	bit 6	<b>EEWA:</b> EEPROM Write Active Status bit This bit indicates if the EEPROM Write Cycle is occurring
		<ul> <li>1 = An EEPROM Write Cycle is currently occurring. Only serial commands to the volatile memory are allowed.</li> <li>0 = An EEPROM Write Cycle is NOT currently occurring.</li> </ul>
bit 5-0	bit 5-0	Unimplemented: Read as '0'

Note 1: Unimplemented bit, read as '0'.

Register 4-5 shows the format of the Nonvolatile Gain Control and Slave Address Register. Each DAC has one bit to control the gain of the DAC. I<sup>2</sup>C devices also have eight bits that are the I<sup>2</sup>C Slave Address and the status of the I<sup>2</sup>C Address Lock bit.

## REGISTER 4-5: GAIN CONTROL AND SLAVE ADDRESS REGISTER (NONVOLATILE) (ADDRESS 1Ah)

Single Dual

U-0	U-0	U-0	U-0	U-0	R/W-0										
_	_	_		_	(1)	G0	ADLCK	EEWA	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
_	ı	_	_	_	G1	G	ADLCK	EEWA	ADD6	ADD5	ADD4	ADD3	ADD2	ADD1	ADD0
bit 15															bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
= Single-channel d	evice	= Dual-channel device	

Single	Dual	
bit 15-9	bit 15-10	Unimplemented: Read as '0'
_	bit 9	G1: DAC1 Output Driver Gain control bits ( <b>Dual-Channel Device only</b> ) <sup>(2)</sup> 1 = 2x Gain. Not applicable when V <sub>DD</sub> is used as V <sub>RL</sub> .  0 = 1x Gain.
bit 8	bit 8	<b>G0:</b> DAC0 Output Driver Gain control bits <sup>(3)</sup> 1 = 2x Gain. Not applicable when V <sub>DD</sub> is used as V <sub>RL</sub> .  0 = 1x Gain.
bit 7	bit 7	<b>ADLCK:</b> I <sup>2</sup> C Address Lock Status bit (Read-Only bit; reflects the state of the SALCK configuration bit).  1 = I <sup>2</sup> C Slave Address is Locked (requires HV command to disable, so I <sup>2</sup> C address can be
bit 6-0	bit 6-0	changed) 0 = I <sup>2</sup> C Slave Address is NOT Lock, the nonvolatile I <sup>2</sup> C slave address can be changed.  ADD6-ADD0: I <sup>2</sup> C 7-bit Slave Address Bits.

Note 1: Unimplemented bit, read as '0'.

2: If VR1B:VR1A = '00'; the device uses a gain of 1 only, regardless of the state of this bit (G1).

3: If VR0B:VR0A = '00'; the device uses a gain of 1 only, regardless of the state of this bit (G0).

Register 4-6 shows the format of the DAC WiperLock Technology Status Register. The width of this register is 2 times the number of DACs for the device.

## REGISTER 4-6: DAC WIPERLOCK TECHNOLOGY STATUS REGISTER (VOLATILE) (ADDRESS 0BH)

Single Dual

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0 <sup>(2)</sup>	R-0 <sup>(2)</sup>	R-0 <sup>(2)</sup>	R-0 <sup>(2)</sup>
_	I	_	_	_	_	_	_	_	_	_	_	(1)	_(1)	WL0B	WL0A
		_	_	_	_	_	_	_	_	_	_	WL1B	WL1A	WL0B	WL0A
bit 15															bit 0

Legend:			
R = Readable bit	W = Writable bit '1' = Bit is set	U = Unimplemented bit, read as '0' '0' = Bit is cleared	x = Bit is unknown
-n = Value at POR = Single-channel de		= Dual-channel device	X = BIL IS UNKNOWN

Single	Dual	
bit 15-2	bit 15-4	Unimplemented: Read as '0'
bit 1-0	bit 3-0	WLxB-WLxA: WiperLock Technology Status bits: These bits reflect the state of the DLx:CLx nonvolatile configuration bits
		11 = DAC wiper and DAC Configuration (volatile and nonvolatile registers) are locked (DLx = CLx = Enabled)
		10 = DAC wiper (volatile and nonvolatile) and DAC Configuration (nonvolatile registers) are locked
		(DLx = Enabled; CLx = Disabled).
		<ul><li>01 = DAC wiper (nonvolatile) and DAC Configuration (nonvolatile registers) are locked (DLx = Disabled; CLx = Enabled)</li></ul>
		00 = DAC wiper and DAC Configuration are unlocked (DLx = CLx = Disabled).

- Note 1: Unimplemented bit, read as '0'.
  - **2:** POR Value dependent on the programmed values of the DLx:CLx configuration bits. The devices are shipped with a default DLx:CLx configuration bit state of '0'.

NOTES:

## 5.0 DAC CIRCUITRY

The Digital to Analog Converter circuitry converts a digital value into its analog representation. The description describes the functional operation of the device.

The DAC Circuit uses a resistor ladder implementation. Devices have up to two DACs.

Figure 5-1 shows the functional block diagram for the MCP47FEBXX DAC circuitry.

The functional blocks of the DAC include:

- Resistor Ladder
- Voltage Reference Selection
- Output Buffer/V<sub>OUT</sub> Operation
- Internal Band Gap (as a voltage reference)
- Latch Pin (LAT)
- Power-Down Operation




FIGURE 5-1: MCP47FEBXX DAC Module Block Diagram.

#### 5.1 **Resistor Ladder**

The Resistor Ladder is a digital potentiometer with the B Terminal internally grounded and the A Terminal connected to the selected reference voltage (see Figure 5-2). The volatile DAC register controls the wiper position. The wiper voltage (V<sub>W</sub>) is proportional to the DAC register value divided by the number of resistor elements (R<sub>S</sub>) in the ladder (256, 1024 or 4096) related to the V<sub>RI</sub> voltage.

The output of the resistor network will drive the input of an output buffer.

The Resistor Network is made up of these three parts:

- · Resistor Ladder (string of R<sub>S</sub> elements)
- · Wiper switches
- · DAC Register decode


The resistor ladder (R<sub>RL</sub>) has a typical impedance of approximately 140 k $\Omega$ . This resistor ladder resistance (RRI) may vary from device to device up to ±20%. Since this is a voltage divider configuration, the actual R<sub>RI</sub> resistance does not affect the output given a fixed voltage at V<sub>RI</sub>.

Equation 5-1 shows the calculation for the step resistance.

Note: The maximum wiper position is  $2^{n} - 1$ , while the number of resistors in the resistor ladder is 2<sup>n</sup>. This means that when the DAC register is at full scale, there is one resistor element (R<sub>S</sub>) between the wiper and the V<sub>RL</sub> voltage.

If the unbuffered  $V_{REF}$  pin is used as the  $V_{RL}$  voltage source, this voltage source should have a low output impedance.

When the DAC is powered-down, the resistor ladder is disconnected from the selected reference voltage.



Note 1: The analog switch resistance (R<sub>W</sub>) does not affect performance due to the voltage divider configuration.

FIGURE 5-2: Resistor Ladder Model Block Diagram.

#### **EQUATION 5-1:** R<sub>S</sub> CALCULATION

## 5.2 Voltage Reference Selection

The resistor ladder has up to four sources for the reference voltage. Two user control bits (VREF1:VREF0) are used to control the selection, with the selection connected to the  $V_{RL}$  node (see Figures 5-3 and 5-4). The four voltage source options for the Resistor Ladder are:

- 1. V<sub>DD</sub> pin voltage
- 2. Internal Voltage Reference (V<sub>BG</sub>)
- 3. V<sub>REF</sub> pin voltage unbuffered
- 4. V<sub>RFF</sub> pin voltage internally buffered

The selection of the voltage is specified with the volatile  $V_{REF1}$ : $V_{REF0}$  configuration bits (see Register 4-2). There are nonvolatile and volatile VREF1:VREF0 configuration bits. On a POR/BOR event, the state of the nonvolatile VREF1:VREF0 configuration bits is latched into the volatile VREF1:VREF0 configuration bits.

When the user selects the  $V_{DD}$  as reference, the  $V_{REF}$  pin voltage is not connected to the resistor ladder.

If the  $V_{REF}$  pin is selected, then one needs to select between the buffered or unbuffered mode.

### 5.2.1 UNBUFFERED MODE

The  $V_{REF}$  pin voltage may be from  $V_{SS}$  to  $V_{DD}$ .

- Note 1: The voltage source should have a low output impedance. If the voltage source has a high output impedance, then the voltage on the  $V_{REF}$ 's pin would be lower than expected. The resistor ladder has a typical impedance of 140 k $\Omega$  and a typical capacitance of 29 pF.
  - 2: If the V<sub>REF</sub> pin is tied to the V<sub>DD</sub> voltage, V<sub>DD</sub> mode (VREF1:VREF0 = '00') is recommended.

## 5.2.2 BUFFERED MODE

The  $V_{REF}$  pin voltage may be from 0.01V to  $V_{DD}$ -0.04V. The input buffer (amplifier) provides low offset voltage, low noise, and a very high input impedance, with only minor limitations on the input range and frequency response.

- Note 1: Any variation or noises on the reference source can directly affect the DAC output. The reference voltage needs to be as clean as possible for accurate DAC performance.
  - 2: If the V<sub>REF</sub> pin is tied to the V<sub>DD</sub> voltage, V<sub>DD</sub> mode (VREF1:VREF0 = '00') is recommended.





FIGURE 5-3: Resistor Ladder Reference Voltage Selection Block Diagram.



Note 1: The Band Gap voltage (V<sub>BG</sub>) is 1.22V typical. The band gap output goes through the buffer with a 2x gain to create the V<sub>RL</sub> voltage. See Section 5.4 "Internal Band Gap" for addition information on the band gap circuit.

FIGURE 5-4: Reference Voltage Selection Implementation Block Diagram.

### 5.2.3 BANDGAP MODE

If the Internal Band Gap is selected, then the external  $V_{\mathsf{REF}}$  pin should not be driven and only use high-impedance loads. Decoupling capacitors are recommended for optimal operation.

The band gap output is buffered, but the internal switches limit the current that the output should source to the  $V_{REF}$  pin. The resistor ladder buffer is used to drive the Band Gap voltage for the cases of multiple DAC outputs. This ensures that the resistor ladders are always properly sourced when the band gap is selected.

## 5.3 Output Buffer/V<sub>OUT</sub> Operation

The Output Driver buffers the wiper voltage  $(V_W)$  of the Resistor Ladder.

The DAC output is buffered with a low power and precision output amplifier (op amp). This amplifier provides a rail-to-rail output with low offset voltage and low noise. The amplifier's output can drive the resistive and high-capacitive loads without oscillation. The amplifier provides a maximum load current which is enough for most programmable voltage reference applications. Refer to Section 1.0 "Electrical Characteristics" for the specifications of the output amplifier.

Note:	The load resistance must keep higher than
	$5 \text{ k}\Omega$ for the stable and expected analog
	output (to meet electrical specifications).

Figure 5-5 shows a block diagram of the output driver circuit.

The user can select the output gain of the output amplifier. Gain options are:

- a) Gain of 1, with either  $V_{DD}$  or  $V_{REF}$  pin used as reference voltage.
- Gain of 2, only when V<sub>REF</sub> pin or Internal Band Gap is used as reference voltage. The V<sub>REF</sub> pin voltage should be limited to V<sub>DD</sub>/2.

Power-down logic also controls the output buffer operation (see Section 5.6 "Power-Down Operation" for additional information on Power-down). In any of the three Power-Down modes, the op amp is powered-down and its output becomes a high impedance to the  $V_{\text{OUT}}$  pin.

Table 5-1 shows the gain bit operation. When the reference voltage selection ( $V_{RL}$ ) is the device's  $V_{DD}$  voltage, the G bit is ignored and a gain of 1 is used.




FIGURE 5-5: Output Driver Block Diagram.

TABLE 5-1: OUTPUT DRIVER GAIN

Gain Bit	Gain	Comment
0	1	
1	2	Limits V <sub>REF</sub> pin voltages relative to device V <sub>DD</sub> voltage.

### 5.3.1 PROGRAMMABLE GAIN

The amplifier's gain is controlled by the Gain (G) configuration bit (see Register 4-5) and the  $V_{RL}$  reference selection. When the  $V_{RL}$  reference selection is the device's  $V_{DD}$  voltage, the G bit is ignored and a gain of 1 is used.

The volatile G bit value can be modified by:

- · POR event
- · BOR event
- I<sup>2</sup>C Write commands
- I<sup>2</sup>C General Call Reset command

#### 5.3.2 OUTPUT VOLTAGE

The volatile DAC Register values along with the device's configuration bits control the analog  $V_{OUT}$  voltage. The volatile DAC Register's value is unsigned binary. The formula for the output voltage is given in Equation 5-2. Table 5-3 shows examples of volatile DAC register values and the corresponding theoretical  $V_{OUT}$  voltage for the MCP47FEBXX devices.

# EQUATION 5-2: CALCULATING OUTPUT VOLTAGE (V<sub>OUT</sub>)

$$V_{OUT} = rac{V_{RL} imes DAC\ Register\ Value}{\#\ Resistor\ in\ Resistor\ Ladder} imes Gain$$

Where:

# Resistors in R-Ladder = 4096 (MCP47FEB2X) 1024 (MCP47FEB1X) 256 (MCP47FEB0X)

Note: When Gain = 2 ( $V_{RL} = V_{REF}$ ), if  $V_{REF} > V_{DD}$  / 2, the  $V_{OUT}$  voltage will be limited to  $V_{DD}$ . So if  $V_{REF} = V_{DD}$ , then the  $V_{OUT}$  voltage will not change for volatile DAC Register values mid-scale and greater, since the op amp is at full-scale output.

The following events update the DAC register value and therefore the analog voltage output ( $V_{OUT}$ ):

- · Power-on Reset
- Brown-out Reset
- I<sup>2</sup>C Write Command, Falling edge of the acknowledge pulse of the last write command byte.
- I<sup>2</sup>C General Call Reset command, Output is updated with POR data (EEPROM).

Then the  $V_{\mbox{\scriptsize OUT}}$  voltage will start driving to the new value after the event has occurred.

## 5.3.3 STEP VOLTAGE $(V_S)$

The Step Voltage is dependent on the device resolution and the calculated output voltage range. One LSb is defined as the ideal voltage difference between two successive codes. The step voltage can easily be calculated by using Equation 5-3 (DAC Register Value is equal to 1). Theoretical Step Voltages are shown in Table 5-2 for several  $V_{REF}$  voltages.

## **EQUATION 5-3:** V<sub>S</sub> CALCULATION

$$V_S = \frac{V_{RL}}{\# Resistor\ in\ Resistor\ Ladder} \times Gain$$
 Where: 
$$\# \ Resistors\ in\ R-Ladder \ = \ 4096\ (\textbf{12-bit})$$
 
$$1024\ (\textbf{10-bit})$$
 
$$256\ (\textbf{8-bit})$$

# TABLE 5-2: THEORETICAL STEP VOLTAGE (V<sub>S</sub>) (1)

	V <sub>REF</sub>									
	5.0	2.7	1.8	1.5	1.0					
	1.22mV	659uV	439uV	366uV	244uV	12-bit				
$v_s$	4.88mV	2.64mV	1.76mV	1.46mV	977uV	10-bit				
	19.5mV	10.5mV	7.03mV	5.86mV	3.91mV	8-bit				

**Note 1:** When Gain = 1x,  $V_{FS} = V_{RL}$ , and  $V_{ZS} = 0V$ .

### 5.3.4 OUTPUT SLEW RATE

Figure 5-6 shows an example of the slew rate of the  $V_{OUT}$  pin. The slew rate can be affected by the characteristics of the circuit connected to the  $V_{OUT}$  pin.




FIGURE 5-6:

V<sub>OUT</sub> pin Slew Rate.

## 5.3.4.1 Small Capacitive Load

With a small capacitive load, the output buffer's current is not affected by the capacitive load ( $C_L$ ). But still, the  $V_{OUT}$  pin's voltage is not a step transition from one output value (DAC register value) to the next output value. The change of the  $V_{OUT}$  voltage is limited by the output buffer's characteristics, so the  $V_{OUT}$  pin voltage will have a slope from the old voltage to the new voltage. This slope is fixed for the output buffer, and is referred to as the buffer slew rate ( $SR_{BUF}$ ).

### 5.3.4.2 Large Capacitive Load

With a larger capacitive load, the slew rate is determined by two factors:

- The output buffer's short-circuit current (I<sub>SC</sub>)
- The V<sub>OUT</sub> pin's external load

 $I_{OUT}$  cannot exceed the output buffer's short-circuit current ( $I_{SC}$ ), which fixes the output buffer slew rate ( $SR_{BUF}$ ). The voltage on the capacitive load ( $C_L$ ),  $V_{CL}$ , changes at a rate proportional to  $I_{OUT}$ , which fixes a capacitive load slew rate ( $SR_{CL}$ ).

So the  $V_{CL}$  voltage slew rate is limited to the slower of the output buffer's internally set slew rate (SRBUF) and the capacitive load slew rate (SR $_{CL}$ ).


## 5.3.5 DRIVING RESISTIVE AND CAPACITIVE LOADS

The  $V_{OUT}$  pin can drive up to 100 pF of capacitive load in parallel with a 5 k $\Omega$  resistive load (to meet electrical specifications). A  $V_{OUT}$  vs. Resistive Load characterization graph can be seen in the Char Data for this device (**DS20005378**).

 $V_{OUT}$  drops slowly as the load resistance decreases after about 3.5 k $\Omega.$  It is recommended to use a load with  $R_L$  greater than 5 k $\Omega.$ 

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response with overshoot and ringing in the step response. That is, since the  $V_{\rm OUT}$  pin's voltage does not quickly follow the buffer's input voltage (due to the large capacitive load), the output buffer will overshoot the desired target voltage. Once the driver detects this overshoot, it compensates by forcing it to a voltage below the target. This causes voltage ringing on the  $V_{\rm OUT}$  pin.

So, when driving large capacitive loads with the output buffer, a small series resistor ( $R_{\rm ISO}$ ) at the output (see Figure 5-7) improves the output buffer's stability (feedback loop's phase margin) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load.



**FIGURE 5-7:** Circuit to Stabilize Output Buffer for Large Capacitive Loads  $(C_L)$ .

The  $R_{ISO}$  resistor value for your circuit needs to be selected. The resulting frequency response peaking and step response overshoot for this  $R_{ISO}$  resistor value should be verified on the bench. Modify the  $R_{ISO}$ 's resistance value until the output characteristics meet your requirements.

A method to evaluate the system's performance is to inject a step voltage on the  $V_{REF}$  pin and observe the  $V_{OUT}$  pin's characteristics.

**Note:** Additional insight into circuit design for driving capacitive loads can be found in AN884 – "Driving Capacitive Loads With Op Amps" (DS00000884).

TABLE 5-3: DAC INPUT CODE VS. CALCULATED ANALOG OUTPUT (V<sub>OUT</sub>) (V<sub>DD</sub> = 5.0V)

	Volatile DAC	(1)	LSt	)	Gain	V <sub>OUT</sub> <sup>(3)</sup>	
Device	Register Value	<b>V</b> <sub>RL</sub> <sup>(1)</sup>	Equation	μV	Selection (2)	Equation	V
	1111 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (4095/4096) * 1	4.998779
		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (4095/4096) * 1	2.499390
					2x <sup>(2)</sup>	V <sub>RL</sub> * (4095/4096) * 2)	4.998779
-pit	0111 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (2047/4096) * 1)	2.498779
(12		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (2047/4096) * 1)	1.249390
%X					2x <sup>(2)</sup>	V <sub>RL</sub> * (2047/4096) * 2)	2.498779
MCP47FEB2X (12-bit)	0011 1111 1111	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (1023/4096) * 1)	1.248779
147		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (1023/4096) * 1)	0.624390
<b>P</b>					2x <sup>(2)</sup>	V <sub>RL</sub> * (1023/4096) * 2)	1.248779
_	0000 0000 0000	5.0V	5.0V/4096	1,220.7	1x	V <sub>RL</sub> * (0/4096) * 1)	0
		2.5V	2.5V/4096	610.4	1x	V <sub>RL</sub> * (0/4096) * 1)	0
					2x <sup>(2)</sup>	V <sub>RL</sub> * (0/4096) * 2)	0
	11 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (1023/1024) * 1	4.995117
		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (1023/1024) * 1	2.497559
					2x <sup>(2)</sup>	V <sub>RL</sub> * (1023/1024) * 2	4.995117
MCP47FEB1X (10-bit)	01 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (511/1024) * 1	2.495117
1)		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (511/1024) * 1	1.247559
<b>31X</b>					2x <sup>(2)</sup>	V <sub>RL</sub> * (511/1024) * 2	2.495117
E	00 1111 1111	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (255/1024) * 1	1.245117
247		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (255/1024) * 1	0.622559
AC.					2x <sup>(2)</sup>	V <sub>RL</sub> * (255/1024) * 2	1.245117
	00 0000 0000	5.0V	5.0V/1024	4,882.8	1x	V <sub>RL</sub> * (0/1024) * 1	0
		2.5V	2.5V/1024	2,441.4	1x	V <sub>RL</sub> * (0/1024) * 1	0
					2x <sup>(2)</sup>	V <sub>RL</sub> * (0/1024) * 1	0
	1111 1111	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (255/256) * 1	4.980469
		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (255/256) * 1	2.490234
					2x <sup>(2)</sup>	V <sub>RL</sub> * (255/256) * 2	4.980469
(8-bit)	0111 1111	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (127/256) * 1	2.480469
8)		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (127/256) * 1	1.240234
B0)					2x <sup>(2)</sup>	V <sub>RL</sub> * (127/256) * 2	2.480469
MCP47FEB0X	0011 1111	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (63/256) * 1	1.230469
P4.		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (63/256) * 1	0.615234
MC					2x <sup>(2)</sup>	V <sub>RL</sub> * (63/256) * 2	1.230469
	0000 0000	5.0V	5.0V/256	19,531.3	1x	V <sub>RL</sub> * (0/256) * 1	0
		2.5V	2.5V/256	9,765.6	1x	V <sub>RL</sub> * (0/256) * 1	0
					2x <sup>(2)</sup>	V <sub>RL</sub> * (0/256) * 2	0

Note 1:  $V_{RL}$  is the resistor ladder's reference voltage. It is independent of VREF1:VREF0 selection.

<sup>2:</sup> Gain selection of 2x (Gx = '1') requires voltage reference source to come from  $V_{REF}$  pin (VREF1:VREF0 = '10' or '11') and requires  $V_{REF}$  pin voltage (or  $V_{RL}$ )  $\leq V_{DD}/2$  or from the internal band gap (VREF1:VREF0 = '01').

<sup>3:</sup> These theoretical calculations do not take into account the Offset, Gain and nonlinearity errors.

## 5.4 Internal Band Gap

The internal band gap is designed to drive the Resistor Ladder Buffer.

The resistance of a resistor ladder (R<sub>RL</sub>) is targeted to be 140 k $\Omega$  ( $\pm$ 40 k $\Omega$ ), which means a minimum resistance of 100 k $\Omega$ .

The band gap selection can be used across the  $V_{DD}$  voltages while maximizing the  $V_{OUT}$  voltage ranges. For  $V_{DD}$  voltages below the 2 \* Gain \*  $V_{BG}$  voltage, the output for the upper codes will be clipped to the  $V_{DD}$  voltage. Table 5-4 shows the maximum DAC register code given device VDD and Gain bit setting.

TABLE 5-4: V<sub>OUT</sub> USING BAND GAP

	Gain	Max E	AC Co	de <sup>(1)</sup>			
V <sub>DD</sub>	DAC G	12- bit	10-bit	8-bit	Comment		
5.5	1	FFFh	3FFh	FFh	$V_{OUT(max)} = 2.44V^{(3)}$		
5.5	2	FFFh	3FFh	FFh	$V_{OUT(max)} = 4.88V^{(3)}$		
2.7	1	FFFh	3FFh	FFh	$V_{OUT(max)} = 2.44V^{(3)}$		
2.1	2	8DAh	236h	8Dh	~ 0 to 55% range		
2.0 <sup>(4)</sup>	1	D1Dh	347h	D1h	~ 0 to 82% range		
2.0	2 <sup>(2)</sup>	68Eh	1A3h	68h	~ 0 to 41% range		

 $\label{eq:Note_out_to$ 

- 2: Recommended to use Gain = 1 setting.
- 3: When  $V_{BG} = 1.22V$  typical.
- **4:** Band gap performance achieves full performance starting from a V<sub>DD</sub> of 2.0V.

## 5.5 Latch Pin (LAT)

The Latch pin controls when the volatile DAC Register value is transferred to the DAC wiper. This is useful for applications that need to synchronize the wiper(s) updates to an external event, such as zero crossing or updates to the other wipers on the device. The LAT pin is asynchronous to the serial interface operation.

When the LAT pin is high, transfers from the volatile DAC register to the DAC wiper are inhibited. The volatile DAC register value(s) can be continued to be updated.

When the LAT pin is low, the volatile DAC register value is transferred to the DAC wiper.

Note: This allows both the volatile DAC0 and DAC1 Registers to be updated while the LAT pin is high, and to have outputs synchronously updated as the LAT pin is driven low.

Figure 5-8 shows the interaction of the LAT pin and the loading of the DAC wiper x (from the volatile DAC Register x). The transfers are level driven. If the LAT pin is held low, the corresponding DAC wiper is updated as soon as the volatile DAC Register value is updated.





FIGURE 5-8: LAT and DAC Interaction.

The LAT pin allows the DAC wiper to be updated to an external event as well as have multiple DAC channels/devices update at a common event.

Since the DAC wiper x is updated from the Volatile DAC Register x, all DACs that are associated with a given LAT pin can be updated synchronously.

If the application does not require synchronization, then this signal should be tied low.

Figure 5-9 shows two cases of using the  $\overline{\text{LAT}}$  pin to control when the wiper register is updated relative to the value of a sine wave signal.



**FIGURE 5-9:** Example use of  $\overline{LAT}$  pin operation.

## 5.6 Power-Down Operation

To allow the application to conserve power when the DAC operation is not required, three power-down modes are available. The Power-Down configuration bits (PD1:PD0) control the power-down operation (Figure 5-10 and Table 5-5). On devices with multiple DACs, each DACs power-down mode is individually controllable. All power-down modes do the following:

- Turn off most the DAC module's internal circuits (output op amp, resistor ladder,...)
- Op amp output becomes high-impedance to the  $V_{\mbox{\scriptsize OUT}}$  pin
- Disconnects resistor ladder from reference voltage (V<sub>RL</sub>)
- Retains the value of the volatile DAC register and configuration bits, and the nonvolatile (EEPROM) DAC register and configuration bits

Depending on the selected power-down mode, the following will occur:

- V<sub>OUT</sub> pin is switched to one of two resistive pulldowns (See Table 5-5)
  - 100 kΩ (typical)
  - 1 kΩ (typical)
- Op amp is powered-down and the V<sub>OUT</sub> pin is high-impedance.

There is a delay ( $T_{PDE}$ ) between the PD1:PD0 bits changing from '00' to either '01', '10' or '11' and the op amp no longer driving the  $V_{OUT}$  output and the pull-down resistors sinking current.

In any of the power-down modes where the  $V_{OUT}$  pin is not externally connected (sinking or sourcing current), the power-down current will typically be ~650 nA for a single-DAC device. As the number of DACs increases, the device's power-down current will also increase.

The power-down bits are modified by using a Write command to the volatile Power-Down register, or a POR event which transfers the nonvolatile Power-Down register to the volatile Power-Down register.

**Section 7.0 "Device Commands"** describes the I<sup>2</sup>C commands for writing the power-down bits. The commands that can update the volatile PD1:PD0 bits are:

- Write Command (Normal and High-Voltage)
- Read Command (Normal and High-Voltage)
- Enable Configuration Bit (High-Voltage)
- · Disable Configuration Bit (High-Voltage)
- General Call Reset
- · General Call Wake-up

**Note:** The I<sup>2</sup>C serial interface circuit is not affected by the Power-Down mode. This circuit remains active in order to receive any command that might come from the I<sup>2</sup>C master device.




FIGURE 5-10:

V<sub>OUT</sub> Power-Down Block

Diagram.

TABLE 5-5: POWER-DOWN BITS AND OUTPUT RESISTIVE LOAD

PD1	PD0	Function
0	0	Normal operation
0	1	1 kΩ resistor to ground
1	0	100 kΩ resistor to ground
1	1	Open Circuit

Table 5-6 shows the current sources for the DAC based on the selected source of the DAC's reference voltage and if the device is in normal operating mode or one of the power-down modes.

TABLE 5-6: DAC CURRENT SOURCES

Device V <sub>DD</sub> Current			) = '00 F1:0 =	,	PD1:0 ≠ '00', VREF1:0 =			
Source	00	01	10	11	00	01	10	11
Output Op Amp	Y	Y	Y	Y	N	N	N	N
Resistor Ladder	Y	Y	N <sup>(1)</sup>	Y	N	N	N <sup>(1)</sup>	N
RL Op Amp	N	Υ	N	Υ	N	N	N	N
Band Gap	N	Υ	N	N	N	Υ	N	N

**Note 1:** Current is sourced from the  $V_{REF}$  pin, not the device  $V_{DD}$ .

#### 5.6.1 EXITING POWER-DOWN

When the device exits the power-down mode the following occurs:

- Disabled circuits (op amp, resistor ladder, ...) are turned on
- Resistor ladder is connected to selected reference voltage (V<sub>RL</sub>)
- · Selected pull-down resistor is disconnected
- The V<sub>OUT</sub> output will be driven to the voltage represented by the volatile DAC Register's value and configuration bits

The  $V_{OUT}$  output signal will require time as these circuits are powered-up and the output voltage is driven to the specified value as determined by the volatile DAC register and configuration bits.

Note:

Since the op amp and resistor ladder were powered-off (0V), the op amp's input voltage ( $V_W$ ) can be considered 0V. There is a delay ( $T_{PDD}$ ) between the PD1:PD0 bits updating to '00' and the op amp driving the  $V_{OUT}$  output. The op amp's settling time (from 0V) needs to be taken into account to ensure the  $V_{OUT}$  voltage reflects the selected value.

The following events will change the PD1:PD0 bits to '00' and therefore exit the Power-Down mode. These are:

- Any I<sup>2</sup>C write command where the PD1:PD0 bits are '00'.
- I<sup>2</sup>C General Call Wake-up Command.
- I<sup>2</sup>C General Call Reset Command. (if nonvolatile PD1:PD0 bits are '00').

## 5.6.2 RESET COMMANDS

When the MCP47FEBXX is in the valid operating voltage, the I<sup>2</sup>C General Call Reset command will force a Reset event. This is similar to the Power-on Reset, except that the Reset delay timer is not started.

If the I<sup>2</sup>C interface bus does not seem to be responsive, the technique shown in **Section 8.9** "**Software I<sup>2</sup>C Interface Reset Sequence**" can be used to force the I<sup>2</sup>C interface to be reset.

# 5.7 DAC Registers, Configuration Bits, and Status Bits

The MCP47FEBXX devices have both volatile and nonvolatile (EEPROM) memory. Table 4-2 shows the volatile and nonvolatile memory and their interaction due to a POR event.

There are five configuration bits in both the volatile and nonvolatile memory, the DAC registers in both the volatile and nonvolatile memory, and two volatile status bits. The DAC registers (volatile and nonvolatile) will be either 12 bits (MCP47FEB2X), 10 bits (MCP47FEB1X), or 8 bits (MCP47FEB0X) wide.

When the device is first powered-up, it automatically uploads the EEPROM memory values to the volatile memory. The volatile memory determines the analog output ( $V_{OUT}$ ) pin voltage. After the device is powered-up, the user can update the device memory.

The I<sup>2</sup>C interface is how this memory is read and written. Refer to **Section 6.0** "I<sup>2</sup>C **Serial Interface Module"** and **Section 7.0** "**Device Commands"** for more details on reading and writing the device's memory.

When the nonvolatile memory is written, the device starts writing the EEPROM cell at the Acknowledge pulse of the Write command.

Register 4-4 shows the operation of the device status bits, Table 4-3 and Table 4-4 show the operation of the device configuration bits, and Table 4-2 shows the factory default value of a POR/BOR event for the device configuration bits.

There are two status bits. These are only in volatile memory and give indication on the status of the device. The POR bit indicates if the device  $V_{DD}$  is above or below the POR trip point. During normal operation, this bit should be '1'. The RDY/BSY bit indicates if an EEPROM write cycle is in progress. While the RDY/BSY bit is low (during the EEPROM writing), all commands are ignored, except for the Read command.

# 6.0 I<sup>2</sup>C SERIAL INTERFACE MODULE

The MCP47FEBXX's I<sup>2</sup>C Serial Interface Module supports the I<sup>2</sup>C serial protocol specification. This I<sup>2</sup>C interface is a two-wire interface (clock and data). Figure 6-1 shows a typical I<sup>2</sup>C interface connection.

The I<sup>2</sup>C specification only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. The frame content (Commands) for the MCP47FEBXX is defined in Section 7.0 "Device Commands".

An overview of the I<sup>2</sup>C protocol is available in **Section Appendix B: "I<sup>2</sup>C Serial Interface"**.




FIGURE 6-1: Typical I<sup>2</sup>C Interface.

### 6.1 Overview

This sections discusses some of the specific characteristics of the MCP47FEBXX's I<sup>2</sup>C Serial Interface Module. This is to assist in the development of your application.

The following sections discuss some of these devicespecific characteristics.

- Interface Pins (SCL and SDA)
- Communication Data Rates
- POR/BOR
- Device Memory Address
- General Call Commands
- Device I<sup>2</sup>C Slave Addressing
- Entering High-Speed (HS) Mode

## 6.2 Interface Pins (SCL and SDA)

The MCP47FEBXX I<sup>2</sup>C's module SCL pin does not generate the serial clock since the device operates in Slave mode. Also, the MCP47FEBXX will not stretch the clock signal (SCL) since memory read access occurs fast enough.

The MCP47FEBXX I<sup>2</sup>C's module implements slope control on the SDA pin output driver.

### 6.3 Communication Data Rates

The I<sup>2</sup>C interface specifies different communication bit rates. These are referred to as Standard, Fast or High-Speed modes. The MCP47FEBXX supports these three modes. The clock rates (bit rate) of these modes are:

- Standard mode: up to 100 kHz (kbit/s)
- · Fast mode: up to 400 kHz (kbit/s)
- High-Speed mode (HS mode): up to 3.4 MHz (Mbit/s)

A description on how to enter High-Speed mode is described in **Section 6.9 "Entering High-Speed (HS) Mode"**.

#### 6.4 POR/BOR

On a POR/BOR event, the I<sup>2</sup>C Serial Interface Module state machine is reset, which includes that the Device's Memory Address pointer is forced to 00h.

## 6.5 Device Memory Address

The memory address is the 5-bit value that specifies the location in the device's memory that the specified command will operate on.

On a POR/BOR event, the Device's Memory Address pointer is forced to 00h.

The MCP47FEBXX retains the last "Device Memory Address" that it has received. That is, the MCP47FEBXX does not "corrupt" the "Device Memory Address" after Repeated Start or Stop conditions.

## 6.6 General Call Commands

The General Call commands utilize the I<sup>2</sup>C specification reserved General Call command address and command codes. The MCP47FEBXX also implements a non-standard General Call command.

The General Call commands are

- · General Call Reset
- General Call Wake-up (MCP47FEBXX defined)

The General Call Wake-up command will cause all the MCP47FEBXX devices to exit their power-down state.

## 6.7 Multi-Master Systems


The MCP47FEBXX is not a Master device (generate the interface clock), but can be used in multi-master applications.

## 6.8 Device I<sup>2</sup>C Slave Addressing

The MCP47FEBXX implements 7-bit slave addressing. The address byte is the first byte received following the Start condition from the master device (see Figure 6-2).

The slave address is implemented in a nonvolatile register (Register 4-5) which is protected from accidental register writes via the Slave Address Lock (SALCK) configuration bit. The SALCK configuration bit requires a high voltage ( $V_{IHH}$ ) to be modified. The SALCK configuration bit must be disabled (see Section 7.6 "Disable Configuration Bit (High-Voltage)") before a write to the nonvolatile Slave Addresses register can modify the value.

Note: After modifying the nonvolatile Slave Address value (Register 4-5), it is strongly recommended that the SALCK configuration bit is enabled (see Section 7.5 "Enable Configuration Bit (High-Voltage)").



Note 1: Address Bits (A6:A0) can be reprogrammed by the customer (nonvolatile device), but must unlock the Slave Address with a High-Voltage command.

**FIGURE 6-2:** Slave Address Bits in the  $I^2$ C Control Byte.

**Note:** The I<sup>2</sup>C 10-bit Addressing mode is not supported.

Table 6-1 shows the four standard order-able I<sup>2</sup>C slave addresses and their respective device order code.

TABLE 6-1: I<sup>2</sup>C ADDRESS/ORDER CODE

7-bit I <sup>2</sup> C™ Address	Device Order Code <sup>(1)</sup>	Comment
'1100000' <b>(2)</b>	MCP47FEBXXA0-E/ST	
1100000 (,	MCP47FEBXXA0T-E/ST	Tape and Reel
'1100001' <b>(2)</b>	MCP47FEBXXA1-E/ST	
1100001 (,	MCP47FEBXXA1T-E/ST	Tape and Reel
'1100010' <b>(2)</b>	MCP47FEBXXA2-E/ST	
1100010 (,	MCP47FEBXXA2T-E/ST	Tape and Reel
'1100011' <b>(2)</b>	MCP47FEBXXA3-E/ST	
1100011 (,	MCP47FEBXXA3T-E/ST	Tape and Reel

- Note 1: 'xx' in the order code indicates the resolution and number of output channels for the device.
  - 2: The devices I<sup>2</sup>C Slave Address can be reprogrammed by the end user.

## 6.8.0.1 Custom I<sup>2</sup>C Slave Address Options

Custom I<sup>2</sup>C Slave Address options can be requested. Customers can request the custom I<sup>2</sup>C Slave Address via the Non-Standard Customer Authorization Request (NSCAR) process.

- Note 1: Non-Recurring Engineering (NRE) charges and minimum ordering requirements for custom orders. Please contact Microchip sales for additional information.
  - **2:** A custom device will be assigned custom device marking.

## 6.9 Entering High-Speed (HS) Mode

The I<sup>2</sup>C specification requires that a High-Speed mode device must be 'activated' to operate in High-Speed (3.4 Mbit/s) mode. This is done by the master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC).

The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition.

The master code is sent as follows:

- 1. Start condition (S)
- High-Speed Master Mode Code (0000 1XXX), The XXX bits are unique to the High-Speed (HS) mode master.
- 3. No Acknowledge  $(\overline{A})$

After switching to the High-Speed mode, the next transferred byte is the  $I^2C$  control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgments. The master device can then either issue a Repeated Start bit to address a different device (at High-Speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other master device (in a multi-master system) can arbitrate for the  $I^2C$  bus.

The MCP47FEBXX device does not acknowledge the HS Select byte. However, upon receiving this command, the device switches to HS mode.

See Figure 6-3 for illustration of HS mode command sequence.

For more information on the HS mode, or other  $I^2C$  modes, please refer to the NXP  $I^2C$  specification.

### 6.9.1 SLOPE CONTROL

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed clock modes of the interface.

### 6.9.2 PULSE GOBBLER

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes <10 ns during HS mode.




FIGURE 6-3: HS Mode Sequence.

## 7.0 DEVICE COMMANDS

This section documents the commands that the device supports.

The commands can be grouped into the following categories:

- Write Command (Normal and High-Voltage)
   (C1:C0 = '00')
- Read Command (Normal and High-Voltage) (C1:C0 = '11')
- · General Call Commands
- Modify Device Configuration Bit Commands (HVC = V<sub>IHH</sub>)
  - Enable Configuration bit (C1:C0 = '10')
  - Disable Configuration bit (C1:C0 = '01')

The supported commands are shown in Table 7-1. These commands allow for both a single data or continuous data operation. Continuous data operation means that the I<sup>2</sup>C Master does not generate a Stop bit but repeats the required data/clocks. This allows faster updates since the overhead of the I<sup>2</sup>C control byte is removed. Table 7-1 also shows the required number of bit clocks for each command's different mode of operation.

### 7.0.1 ABORTING A TRANSMISSION

A Restart or Stop condition in an expected data bit position will abort the current command sequence and if the command was a write, that data word will not be written to the MCP47FEBXX. Also the I<sup>2</sup>C state machine will be reset.

If the condition was a Restart (Start), then the following byte will be expected to be the Slave Address byte.

If the condition was a Stop, the device will monitor for the Start Condition.

TABLE 7-1: DEVICE COMMANDS - NUMBER OF CLOCKS

Co	mma	and				D	ata Update	Rate					
Operation	Code		Code		Code		HV	Mode <sup>(6)</sup>	# of Bit Clocks (1)	(8-bit/10-bit/12-bit) (Data Words/Second)			Comments
Operation		C0	•	Mode	, ,	100kHz	400kHz	3.4MHz <sup>(5)</sup>					
Write Command	0	0	(3)	Single	38	2,632	10,526	89,474					
(Normal and High- Voltage)	0	0	(3)	Continuous	27n + 11	3,559	14,235	120,996	For 10 data words				
Read Command (Nor-	1	1	(3)	Random	48	2,083	8,333	70,833					
mal and High-Voltage)	1	1	(3)	Continuous	18n + 11	4,762	19,048	161,905	For 10 data words				
	1	1	(3)	Last Address	29	3,448	13,793	117,241					
General Call Reset Command	_	_	(3)	Single	20	5,000	20,000	170,000	Note 4				
General Call Wake-up Command	_	_	(3)	Single	20	5,000	20,000	170,000	Note 4				
Enable Configuration	1	0	Yes	Single	20	5,000	20,000	170,000					
Bit (High-Voltage) Command	1	0	Yes	Continuous	9n + 11	9,901	39,604	336,634	For 10 data words				
Disable Configuration	0	1	Yes	Single	20	5,000	20,000	170,000					
Bit (High-Voltage) Command	0	1	Yes	Continuous	9n + 11	9,901	39,604	336,634	For 10 data words				

- Note 1: "n" indicates the number of times the command operation is to be repeated.
  - 2: This command is useful to determine when an EEPROM programming cycle has completed.
  - 3: This command can be either normal voltage or high voltage.
  - 4: Determined by General Call command byte after the I<sup>2</sup>C General Call address.
  - 5: There is a minimal overhead to enter into 3.4 MHz mode.
  - **6:** Nonvolatile Registers can only use the "Single" mode.

#### 7.1 Write Command (Normal and High-Voltage)

Write commands are used to transfer data to the desired memory location (from the Host controller). The Write command can be issued to both the Volatile and Nonvolatile memory locations.

Write commands can be structured as either Single or Continuous. The continuous format allows the fastest data update rate for the devices memory locations, but is not supported for nonvolatile memory locations.

The format of the command is shown in Figure 7-1 (Single) and Figure 7-3 (Continuous). For example ACK/NACK behavior see Figure 7-2.

A Write command to a Volatile memory location changes that location after a properly formatted Write Command and the  $A/\overline{A}$  clock has been received.

A Write command to a nonvolatile memory location will start an EEPROM write cycle only after a properly formatted Write Command has been received and the Stop condition has occurred.

- Note 1: Writes to certain memory locations will be dependent on the state of the WiperLock Technology status bits.
  - 2: During device communication, if the Device Address/Command combination is invalid or an unimplemented Device Address specified. then is MCP47FEBXX will NACK that byte. To reset the I<sup>2</sup>C state machine, I<sup>2</sup>C communication must detect a Start bit.

#### SINGLE WRITE TO VOLATILE 7.1.1 **MEMORY**

For volatile memory locations, data is written to the MCP47FEBXX after every data word transfer (during the Acknowledge). If a Stop or Restart condition is generated during a data transfer (before the A), the data will not be written to the MCP47FEBXX. After the A bit, the master can initiate the next sequence with a Stop or Restart condition.

Refer to Figure 7-1 for the byte write sequence.


#### 7.1.2 SINGLE WRITE TO NONVOLATILE **MEMORY**

The sequence to write to a single nonvolatile memory location is the same as a single write to volatile memory with the exception that the EEPROM write cycle (t<sub>WC</sub>) is started after a properly formatted command, including the Stop bit, is received. After the Stop condition occurs, the serial interface may immediately be re-enabled by initiating a Start condition.

During an EEPROM write cycle, access to the volatile memory is allowed when using the appropriate command sequence. Commands that address nonvolatile memory are ignored until the EEPROM write cycle (twc) completes. This allows the Host Controller to operate on the Volatile DAC registers.

Note: The EEWA status bit indicates if an EEPROM write cycle is active (see Register 4-4).

Figure 7-1 shows the waveform for a single write.



- - 2: At the falling edge of the SCL pin for the Write command ACK bit, the MCP47FEBXX device updates the value of the specified device Register.
  - 3: This command sequence does not need to terminate (using the Stop bit), and the Write command can be repeated (see continuous write format, Section 7.1.3 "Continuous Writes to Volatile Memory").

FIGURE 7-1: Write Random Address Command (Volatile and Nonvolatile Memory).

## 7.1.3 CONTINUOUS WRITES TO VOLATILE MEMORY

A Continuous Write mode of operation is possible when writing to the device's volatile memory registers (see Table 7-1). This Continuous Write mode allows writes without a Stop or Restart condition or repeated transmissions of the I<sup>2</sup>C Control Byte. Figure 7-3 shows the sequence for three continuous writes. The writes do not need to be to the same volatile memory address. The sequence ends with the master sending a Stop or Restart condition.

TABLE 7-1: VOLATILE MEMORY ADDRESSES

Address	Single-Channel	Dual-Channel
00h	Yes	Yes
01h	No	Yes
08h	Yes	Yes
09h	Yes	Yes
0Ah	Yes	Yes

## 7.1.4 CONTINUOUS WRITES TO NONVOLATILE MEMORY

If a Continuous Write is attempted on nonvolatile memory, the missing Stop condition will cause the command to be an error condition (A). A Start bit is required to reset the command state machine.

## 7.1.5 THE HIGH VOLTAGE COMMAND (HVC) SIGNAL

The <code>High Voltage</code> Command (HVC) signal is used to indicate that the command, or sequence of commands, are in the High Voltage operational state. <code>High Voltage</code> commands allow the device's WiperLock Technology and write protect features to be enabled and disabled.

Note: Writes to a volatile DAC register will not transfer to the output register until the LAT (HVC) pin is transitioned from the  $V_{IHHEN}$  voltage to a  $V_{IL}$  voltage.

Write 1 Byte Command																																		
	s	Sla	W.	ACK C	om	ma	and				7		ata	Ву	⁄te					ACK	Da	ta	Ву	te				ACK	Р					
Master	S	S S A A	A	Α	Α	Α	Α	0	D	D	D	D	D	C 1	C :	Ċ	1	1	1	1	1	1	0	0		0	0	0	0	0	0 0	D D	1	Р
		6 5	4	3	2	1	0		4	3	2	1	0			k	( 5	4	3	2	1	0	9	8		7	6	5	4	3   2	2   1	1   0		
Example 1 (No Command Error)																																		
Master	S	1 1	0	0	0	0	0	0	1 0	0	0	0	1	0	0 :	( 1	d	d	d	d	d	d	d	d	1	d	d	d	d	d (	d d	d d	1	Р
MCP47FE	ЗΧХ	KA0							0					C	0									0										
$I^2C^{TM}$ Bus	S	1 1	0	0	0	0	0	0	0 0	0	0	0	1	0	0 2	< C	d	d	d	d	d	d	d	d	0	d	d	d	d	d (	d	d d	0	Ρ
Example 2	(C	omi	nar	nd I	Err	or)																												
Master	S	1 1	0	0	0	0	0	0	1 0	1	1	1	1	0	0 2	<b>(</b> 1	d	d	d	d	d	d	d	d	1	d	d	d	d	d (	d (	d d	1	Р
MCP47FE	ЗΧХ	KA0							0							1									1								1	
I <sup>2</sup> C Bus	S	1 1	0	0	0	0	0	0	0 0	1	1	1	1	0	0 >	<b>C</b>	d	d	d	d	d	d	d	d	1	d	d	d	d	d	d	d d	1	Р
Note: Once	Note: Once a Command Error has occurred (Example 2), the MCP47FEBXX will NACK until a Start condition occurs.																																	

**FIGURE 7-2:** I<sup>2</sup>C ACK / NACK Behavior (Write Command Example).




FIGURE 7-3: Continuous Write Commands (Volatile Memory Only).

# 7.2 Read Command (Normal and High-Voltage)

 $\tt Read$  commands are used to transfer data from the specified memory location (to the Host controller). The  $\tt Read$  command can be issued to both the Volatile and Nonvolatile memory locations.

During an EEPROM write cycle (Write to nonvolatile memory location or <code>Enable/Disable Configuration Bit command</code>) the <code>Read command</code> can only read the volatile memory locations. By reading the Status Register (OAh), the Host Controller can determine when the write cycle has completed (via the state of the EEWA bit).

The Read command formats include:

- Single Read
  - Single Memory Address
  - Last Memory Address Accessed
- Continuous Reads

The MCP47FEBXX retains the last Device Memory Address that it has received. That is the MCP47FEBXX does not corrupt the Device Memory Address after Repeated Start or Stop conditions.

If the address pointer is for a nonvolatile memory location and it is during a Nonvolatile Write Cycle ( $t_{WC}$ ) the MCP47FEBXX will respond with an  $\overline{A}$  bit.

- **Note 1:** During device communication, if the Device Address/Command combination is invalid or an unimplemented Address is specified, then the MCP47FEBXX will NACK that byte. To reset the I<sup>2</sup>C state machine, the I<sup>2</sup>C communication must detect a Start bit.
  - **2:** If the LAT pin is High (V<sub>IH</sub>), reads of the volatile DAC Register read the output value, not the internal register.
  - 3: The Read commands operate the same regardless of the state of the High-Voltage Command (HVC) signal.

#### 7.2.1 SINGLE READ

The Read command format writes two bytes, the Control byte and the Read command byte (desired memory address and the Read command), and then has a Restart condition. Then a  $2^{nd}$  Control byte is transmitted, but this control byte indicates a  $I^2$ C read operation (R/W bit = '1').

## 7.2.1.1 Single Memory Address

Figure 7-4 shows the sequence for reading a specified memory address.

## 7.2.1.2 Last Memory Address Accessed

Figure 7-5 shows the waveforms for a single read of the last memory location accessed.

This command allows faster communication when checking the status of the EEPROM Write Active (EEWA) bit (see Register 4-4), as long as the Register Address of this device's last command was 0Ah.

### 7.2.2 CONTINUOUS READS

Continuous reads allows the device's memory to be read quickly. Continuous reads are possible to all memory locations. If a nonvolatile memory write cycle is occurring, then Read commands may only access the volatile memory locations.


Figure 7-7 shows the sequence for three continuous reads.

For continuous reads, instead of transmitting a Stop or Restart condition after the data transfer, the master continually reads the data byte. The sequence ends with the master Not Acknowledging and then sending a Stop or Restart.

This is useful in reading the System Status register (0Ah) to determine if an EEPROM write cycle has completed (EEWA bit).


# 7.2.3 IGNORING AN I<sup>2</sup>C TRANSMISSION AND "FALLING OFF" THE BUS

The MCP47FEBXX expects to receive complete, valid  $I^2C$  commands and will assume any command not defined as a valid command is due to a bus corruption, thus entering a passive high condition on the SDA signal. All signals will be ignored until the next valid Start condition and Control Byte are received.



- Note 1: The Acknowledge bit is generated by the MCP47FEBXX.
  - 2: At the falling edge of the SCL pin for the Read command ACK bit, the MCP47FEBXX device updates the value of the specified device Register.
  - **3:** This command sequence does not need to terminate (using the Stop bit), and the Read command can be repeated (see continuous read format, **Section 7.2.2 "Continuous Reads"**).
  - **4:** Master Device is responsible for A/A signal. If an A signal occurs, the MCP47FEBXX will abort this transfer and release the bus.
  - **5:** The Master Device will Not Acknowledge, and the MCP47FEBXX will release the bus so the Master Device can generate a Stop or Repeated Start condition.

FIGURE 7-4: Read Command - Single Memory Address.



- Note 1: The Acknowledge bit is generated by the MCP47FEBXX.
  - 2: Master Device is responsible for A/A signal. If a A signal occurs, the MCP47FEBXX will abort this transfer and release the bus.
  - **3:** The Master Device will Not Acknowledge, and the MCP47FEBXX will release the bus so the Master Device can generate a Stop or Repeated Start condition.
  - **4:** At the falling edge of the SCL pin for the Read command ACK bit, the MCP47FEBXX device updates the value of the specified device Register.
  - 5: This command sequence does not need to terminate (using the Stop bit), and the Read command can be repeated (see continuous read format, Section 7.2.2 "Continuous Reads").

FIGURE 7-5: Read Command - Last Memory Address Accessed.

Write 1 By	te (	Co	mn	naı	nd																																		
	s	S	lave	e A	Add	lre	ss			/	A C K	Co	omi	ma	nd				/ (																				
Master	S	Α	S A 5	Α	Α	Α	A	. /	4	0	1	D		D	D	D	_	C :	<b>(</b> 1	l																			
Master (Co	onti	nu	ed)								S r S r	S A	S A	S A	S A	res: S A 2	S A	S A	R / V / 1 1	) (	Data D	1	1	) I	1   1	0   1   0   1			1	D 0		D 0	D	D 0	0	0	D 0 0		P P
Ex.1 (No C			<b>nan</b> 1					_	<u>.</u> ا	n	1	٥	0	0	0	1	1	1 )	, 1	_																			
MCP47FE		<u> </u>		U	U	U	0	_	7		0	U	U	U	U	<u>'</u>	1	1 2		_																			
l <sup>2</sup> C™ Bus				0	0	0	0	(	)			0	0	0	0	0	1	1 )	٥ ،	_																			
Master (Co	onti	nι	ed)								S	0	0	0	0	1	0	0	1 1										1									1	Ρ
MCP47FE	ВХ	X/	۸O (	Cc	nti	nu	ıed	)											(	)	d d	C	d	d	d	t	d	d	0	d	d	d	d	d	d	d	d	0	
I <sup>2</sup> C Bus (C	on	tin	ued	)							S	0	0	0	0	0	0	0	1 (	)	d d	C	d	d	d	b	d	d	0	d	d	d	d	d	d	d	d	0	Р
Ex.2 (With Master	_	_	nma 1						)	0	1	0	1	1	1	1	0	0 >	<b>(</b> 1																				
MCP47FE	ВХ	ΧÆ	۸0								0								1																				
I <sup>2</sup> C Bus	S	1	1	0	0	0	0	(	)	0	0	0	1	1	1	1	0	0 2	( 1																				
Master (Co	onti	nι	ed)								S	1	1	0	0	0	0	0	1 1										1									1	Ρ
MCP47FE	вх	ΧÆ	۸O (	Сс	nti	nu	ied	)											(	)	? ?	?	?	, '	? 1	?	?	?	0	?	?	?	?	?	?	?	?	1	
I <sup>2</sup> C Bus (C	on	tin	ued	)							S	1	1	0	0	0	0	0	1 (	)	? ?	?	?	, ,	? 1	?	?	?	0	?	?	?	?	?	?	?	?	1	Ρ
Note 1:	00	CC	ırs.																	-																			
2:			Con the					or	C	as	e (	Ex	am	ple	2)	, th	e c	data	re	ac	l is f	fro	m t	he	re	gis	te	O	f th	ie l	las	t va	alio	d a	dd	res	s lo	oade	ed

FIGURE 7-6: I<sup>2</sup>C ACK/NACK Behavior (Read Command Example).




FIGURE 7-7: Continuous Read Command Of Specified Address.

Device can generate a Stop or Repeated Start condition.

#### **General Call Commands** 7.3

The MCP47FEBXX acknowledges the General Call Address command (00h in the first byte). General Call commands can be used to communicate to all devices on the I2C bus (at the same time) that understand the General Call command. The meaning of the general call address is always specified in the second byte (see Figure 7-8).

If the second byte has a '1' in the LSb, the specification intends this to indicate a "Hardware General Call". The MCP47FEBXX will ignore this byte and all following bytes (and  $\overline{A}$ ), until a Stop bit (P) is encountered.

The MCP47FEBXX devices support the following I<sup>2</sup>C General Call commands:

- General Call Reset (06h)
- General Call Wake-up (0Ah)

The General Call Reset command format is specified by the I<sup>2</sup>C Specification. The General Call Wake-Up command is a Microchip-defined format. The General Call Wake-Up command will have all devices wake-up (that is, exit the Power-Down mode).

The other two I<sup>2</sup>C Specification command codes (04h and 00h) are not supported, and therefore those commands are Not Acknowledged.

If these 7-bit commands conflict with other I<sup>2</sup>C devices on the bus, then the customer will need two I<sup>2</sup>C buses and ensure that the devices are on the correct bus for their desired application functionality.

Note:

Refer to the NXP specification #UM10204, Rev. 03 19 June 2007 document for more details on the General Call specifications. The I<sup>2</sup>C specification does not allow '0000000' (00h) in the second byte.




FIGURE 7-8: General Call Formats.

### 7.3.1 GENERAL CALL RESET

The I<sup>2</sup>C General Call Reset command forces a reset event. This is similar to the Power-on Reset, except that the reset delay timer is not started. This command allows multiple MCP47FEBXX devices to be reset synchronously.

The device performs <code>General Call Reset</code> if the second byte is "00000110" (06h). At the acknowledgment of this byte, the device will abort the current conversion and perform the following tasks:


- Internal Reset similar to a Power-on Reset (POR).
   The contents of the EEPROM are loaded into the DAC registers and analog output is available immediately (following the Acknowledgment pulse).
- The V<sub>OUT</sub> will be available immediately, but after a short time delay following the Acknowledgment pulse. The V<sub>OUT</sub> value is determined by the EEPROM contents.

#### 7.3.2 GENERAL CALL WAKE-UP

The  $I^2C$  General Call Wake-up command forces the device to exit from it's Power-Down state (forces the PDxB:PDxA bits to '00'). This command allows multiple MCP47FEBXX devices to wake-up synchronously.

The device performs <code>General Call Wake-up</code> if the second byte (after the General Call Address) is "00001010" (0Ah). At the acknowledgment of this byte, the device will perform the following task:


 The device's volatile power-down bits (PDxB:PDxA) are forced to '00'. The nonvolatile (EEPROM) power-down bit values are not affected by this command.



Note 1: The Acknowledge bit is generated by the MCP47FEBXX.

- 2: At the falling edge of the SCL pin for the General Call Wake-Up command ACK bit, the MCP47FEBXX device is reset.
- 3: This command sequence does not need to terminate (using the Stop bit), and the General Call Wake-Up command can be repeated, or the General Call Reset command can be sent.

FIGURE 7-9: General Call Reset Command.



Note 1: The Acknowledge bit is generated by the MCP47FEBXX.

- 2: At the falling edge of the SCL pin for the General Call Wake-Up command ACK bit, the volatile power-down bits (PDxB:PDxA) are forced to '00'.
- 3: This command sequence does not need to terminate (using the Stop bit), and the General Call Wake-Up command can be repeated, or the General Call Reset command can be sent.

FIGURE 7-10: General Call Wake-Up Command.

## 7.4 Modify Device Configuration Bit Commands

These commands are used to program the Device Configuration bits. These commands require a high voltage ( $V_{IHH}$ ) on the HVC pin.

The MCP47FEBXX devices support the Modify Device Configuration Bit commands:

- Enable Configuration Bit (High-Voltage)
- Disable Configuration Bit (High-Voltage)

These Configuration bits are used to inhibit the DAC values from inadvertent modification. High voltage is required to change the state of these bits if/when the DAC values need to be modified.

# 7.5 Enable Configuration Bit (High-Voltage)

Figure 7-11 (Enable) shows the formats for a single Modify Write Protect Or Wiper-Lock Technology command.


A Modify Write Protect or Wiper-Lock Technology command will only start an EEPROM write cycle (twc) after a properly formatted command has been received and the Stop condition occurs.

During an EEPROM write cycle, only serial commands to volatile memory are accepted. All other serial commands are ignored until the EEPROM write cycle ( $t_{wc}$ ) completes. This allows the Host Controller to operate on the volatile DAC, the volatile  $V_{REF}$ , Power-down, Gain and Status, and WiperLock Technology Status registers. The EEWA bit in the Status register indicates the status of an EEPROM Write Cycle.

## 7.5.1 THE HIGH-VOLTAGE COMMAND (HVC) SIGNAL

The High-Voltage Command (HVC) signal is used to indicate that the command, or sequence of commands, are in the High-Voltage mode. Signals  $>V_{IHH}$  ( $\sim$ 9.0V) on the HVC pin puts the device into High-Voltage mode. High Voltage commands allow the device's WiperLock Technology and write-protect features to be enabled and disabled.

- **Note 1:** There is a required delay after the HVC pin is driven to the V<sub>IHH</sub> level to the 1<sup>st</sup> edge of the SCL pin.
  - 2: The command sequence can go from an increment to any other valid command for the specified address. Issuing an increment or decrement to a nonvolatile location will cause an error condition (A will be generated).



- Note 1: The Slave address is determined by the NV Gain and I<sup>2</sup>C 7-bit Slave Address Register. The default factory address is '110 0000b' (C0h for Control byte with write, C1h for Control byte with read).
  - 2: This command sequence does not need to terminate (using the Stop bit) and can change to any other desired command sequence (Disable, Read or Write).
  - **3:** This command byte is not required and the Stop bit may occur immediately after the 2<sup>nd</sup> ACK bit in this sequence.

FIGURE 7-11: I<sup>2</sup>C Enable Command Sequence.

#### 7.6 **Disable Configuration Bit** (High-Voltage)

Figure 7-12 (Disable) shows the formats for a single Write Protect Or Wiper-Lock Technology command.


A Modify Write Protect Or Wiper-Lock Technology command will only start an EEPROM write cycle (twc) after a properly formatted command has been received and the Stop condition occurs.

During an EEPROM write cycle, only serial commands to volatile memory are accepted. All other serial commands are ignored until the EEPROM write cycle (twc) completes. This allows the Host Controller to operate on the volatile DAC, the volatile  $V_{\text{REF}}$ , Power-down, Gain and Status, and WiperLock Technology Status registers. The EEWA bit in the Status register indicates the status of an EEPROM Write Cycle.

#### 7.6.1 THE HIGH-VOLTAGE COMMAND (HVC) SIGNAL

The High Voltage Command (HVC) signal is used to indicate that the command, or sequence of commands, are in the High-Voltage mode. Signals >V<sub>IHH</sub> (~9.0V) on the HVC pin puts MCP47FEBXX devices into High-Voltage mode. High Voltage commands allow the device's WiperLock Technology and write protect features to be enabled and disabled.

- Note 1: There is a required delay after the HVC pin is driven to the V<sub>IHH</sub> level to the 1<sup>st</sup> edge of the SCL pin.
  - 2: The command sequence can go from an increment to any other valid command for the specified address. Issuing an increment or decrement to a nonvolatile location will cause an error condition (A will be generated).



- with read).
  - 2: This command sequence does not need to terminate (using the Stop bit) and can change to any other desired command sequence (Enable, Read or Write).
  - 3: This command byte is not required and the Stop bit may occur immediately after the 2<sup>nd</sup> ACK bit in this sequence.

I<sup>2</sup>C Disable Command Sequence. **FIGURE 7-12:** 




FIGURE 7-13: Configuring All User Configuration Bits Command Sequence (MCP47FEBX1).




FIGURE 7-14: Configuring All User Configuration Bits Command Sequence (MCP47FEBX2).

NOTES:

## 8.0 TYPICAL APPLICATIONS

The MCP47FEBXX family of devices are general purpose, single/dual-channel voltage output DACs for various applications where a precision operation with low-power and nonvolatile EEPROM memory is needed.

Since the devices include a nonvolatile EEPROM memory, the user can utilize these devices for applications that require the output to return to the previous set-up value on subsequent power-ups.

Applications generally suited for the devices are:

- · Set Point or Offset Trimming
- · Sensor Calibration
- Portable Instrumentation (Battery-Powered)
- Motor Control

# 8.1 Connecting to I<sup>2</sup>C BUS using Pull-Up Resistors


The SCL and SDA pins of the MCP47FEBXX devices are open-drain configurations. These pins require a pull-up resistor, as shown in Figure 8-2.

The pull-up resistor values (R<sub>1</sub> and R<sub>2</sub>) for SCL and SDA pins depend on the operating speed (standard, fast and high-speed) and loading capacitance of the  $\rm I^2C$  bus line. A higher value of the pull-up resistor consumes less power, but increases the signal transition time (higher RC time constant) on the bus line. Therefore, it can limit the bus operating speed. The lower resistor value, on the other hand, consumes higher power, but allows higher operating speed. If the bus line has higher capacitance due to long metal traces or multiple device connections to the bus line, a smaller pull-up resistor is needed to compensate the long RC time constant. The pull-up resistor is typically chosen between 1 k $\Omega$  and 10 k $\Omega$  ranges for Standard and Fast modes, and less than 1 k $\Omega$  for High-Speed mode.

#### 8.1.1 DEVICE CONNECTION TEST

The user can test the presence of the device on the  $I^2C$  bus line using a simple  $I^2C$  command. This test can be achieved by checking an acknowledge response from the device after sending a Read or Write command. Figure 8-1 shows an example with a Read command. The steps are:

- 1. Set the R/W bit "High" in the device's address byte.
- Check the ACK bit of the address byte.
   If the device acknowledges (ACK = 0) the command, then the device is connected.
   Otherwise, it is not connected.
- Send Stop bit.



**FIGURE 8-1:** I<sup>2</sup>C Bus Connection Test.

## 8.2 Power Supply Considerations

The power source should be as clean as possible. The power supply to the device is also used for the DAC voltage reference internally if the internal  $V_{DD}$  is selected as the resistor ladder's reference voltage (VRxB:VRxA = '00').

Any noise induced on the  $V_{DD}$  line can affect the DAC performance. Typical applications will require a bypass capacitor in order to filter out high-frequency noise on the  $V_{DD}$  line. The noise can be induced onto the power supply's traces or as a result of changes on the DAC output. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-2 shows an example of using two bypass capacitors (a 10  $\mu F$  tantalum capacitor and a 0.1  $\mu F$  ceramic capacitor) in parallel on the  $V_{DD}$  line. These capacitors should be placed as close to the  $V_{DD}$  pin as possible (within 4 mm). If the application circuit has separate digital and analog power supplies, the  $V_{DD}$  and  $V_{SS}$  pins of the device should reside on the analog plane.




FIGURE 8-2: Example Circuit.

#### 8.3 Application Examples

The MCP47FEBXX devices are rail-to-rail output DACs designed to operate with a  $V_{DD}$  range of 2.7V to 5.5V. The internal output op amplifier is robust enough to drive common, small-signal loads directly, thus eliminating the cost and size of external buffers for most applications. The user can use gain of 1 or 2 of the output op amplifier by setting the Configuration register bits. Also, the user can use internal  $V_{DD}$  as the reference or use external reference. Various user options and easy-to-use features make the devices suitable for various modern DAC applications.

Application examples include:

- · Decreasing Output Step Size
- · Building a "Window" DAC
- · Bipolar Operation
- Selectable Gain and Offset Bipolar Voltage Output
- Designing a Double-Precision DAC
- Building Programmable Current Source
- Serial Interface Communication Times
- Software I<sup>2</sup>C Interface Reset Sequence
- Power Supply Considerations
- · Layout Considerations

#### 8.3.1 DC SET POINT OR CALIBRATION


A common application for the devices is a digitally-controlled set point and/or calibration of variable parameters, such as sensor offset or slope. For example, the MCP47FEB2X provides 4096 output steps. If voltage reference is 4.096V (where Gx = '0'), the LSb size is 1 mV. If a smaller output step size is desired, a lower external voltage reference is needed.

#### 8.3.1.1 Decreasing Output Step Size

If the application is calibrating the bias voltage of a diode or transistor, a bias voltage range of 0.8V may be desired with about 200  $\mu$ V resolution per step. Two common methods to achieve small step size are using lower V<sub>REF</sub> pin voltage or using a voltage divider on the DAC's output.

Using an external voltage reference ( $V_{REF}$ ) is an option if the external reference is available with the desired output voltage range. However, occasionally, when using a low-voltage reference voltage, the noise floor causes a SNR error that is intolerable. Using a voltage divider method is another option, and provides some advantages when external voltage reference needs to be very low, or when the desired output voltage is not available. In this case, a larger value reference voltage is used, while two resistors scale the output range down to the precise desired level.

Figure 8-3 illustrates this concept. A bypass capacitor on the output of the voltage divider plays a critical function in attenuating the output noise of the DAC and the induced noise from the environment.



**FIGURE 8-3:** Example Circuit Of Set Point or Threshold Calibration.

# EQUATION 8-1: V<sub>OUT</sub> AND V<sub>TRIP</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \ Register \ Value}{2^{N}}$$

$$V_{trip} = V_{OUT} \left(\frac{R_{2}}{R_{1} + R_{2}}\right)$$

#### 8.3.1.2 Building a "Window" DAC

When calibrating a set point or threshold of a sensor, typically only a small portion of the DAC output range is utilized. If the LSb size is adequate enough to meet the application's accuracy needs, the unused range is sacrificed without consequences. If greater accuracy is needed, then the output range will need to be reduced to increase the resolution around the desired threshold.

If the threshold is not near  $V_{REF}$ ,  $2 \cdot V_{REF}$ , or  $V_{SS}$ , then creating a "window" around the threshold has several advantages. One simple method to create this "window" is to use a voltage divider network with a pull-up and pull-down resistor. Figure 8-4 and Figure 8-6 illustrate this concept.




FIGURE 8-4: DAC.

Single-Supply "Window"

# EQUATION 8-2: V<sub>OUT</sub> AND V<sub>TRIP</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \ Register \ Value}{2^N}$$

$$V_{TRIP} = \frac{V_{OUT}R_{23} + V_{23}R_1}{R_1 + R_{23}}$$

$$R_{23} = \frac{R_2R_3}{R_2 + R_3}$$

$$V_{23} = \frac{(V_{CC+}R_2) + (V_{CC-}R_3)}{R_2 + R_3}$$

$$V_{OUT} - V_{TRIP}$$

$$R_{23}$$

#### 8.4 Bipolar Operation

Bipolar operation is achievable by utilizing an external operational amplifier. This configuration is desirable due to the wide variety and availability of op amps. This allows a general purpose DAC, with its cost and availability advantages, to meet almost any desired output voltage range, power and noise performance.

Figure 8-5 illustrates a simple bipolar voltage source configuration.  $R_1$  and  $R_2$  allow the gain to be selected, while  $R_3$  and  $R_4$  shift the DAC's output to a selected offset. Note that R4 can be tied to  $V_{DD}$  instead of  $V_{SS}$  if a higher offset is desired.




FIGURE 8-5: Digitally-Controlled Bipolar Voltage Source Example Circuit.

# EQUATION 8-3: $V_{OUT}$ , $V_{OA+}$ , AND $V_{OC}$ CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC Register Value}{2^{N}}$$

$$V_{OA+} = \frac{V_{OUT} \bullet R_4}{R_3 + R_4}$$

$$V_{O} = V_{OA+} \bullet (1 + \frac{R_2}{R_1}) - V_{DD} \bullet (\frac{R_2}{R_1})$$

# 8.5 Selectable Gain and Offset Bipolar Voltage Output

In some applications, precision digital control of the output range is desirable. Figure 8-6 illustrates how to use the DAC devices to achieve this in a bipolar or single-supply application.

This circuit is typically used for linearizing a sensor whose slope and offset varies.

The equation to design a bipolar "window" DAC would be utilized if  $R_3$ ,  $R_4$  and  $R_5$  are populated.

#### 8.5.1 BIPOLAR DAC EXAMPLE

An output step size of 1 mV, with an output range of ±2.05V, is desired for a particular application.

**Step 1:** Calculate the range: +2.05V - (-2.05V) = 4.1V.

**Step 2:** Calculate the resolution needed: 4.1V/1 mV = 4100

Since  $2^{12}$  = 4096, 12-bit resolution is desired.

Step 3: The amplifier gain  $(R_2/R_1)$ , multiplied by full-scale  $V_{OUT}$  (4.096V), must be equal to the desired minimum output to achieve bipolar operation. Since any gain can be realized by choosing resistor values  $(R_1+R_2)$ , the  $V_{REF}$  value must be selected first. If a  $V_{REF}$  of 4.096V is used, solve for the amplifier's gain by setting the DAC to 0, knowing that the output needs to be -2.05V.

The equation can be simplified to:

#### **EQUATION 8-4:**

$$\frac{-R_2}{R_I} = \frac{-2.05}{4.096V} \qquad \qquad \frac{R_2}{R_I} = \frac{1}{2}$$


If  $R_1 = 20 \text{ k}\Omega$  and  $R_2 = 10 \text{ k}\Omega$ , the gain will be 0.5.

Step 4: Next, solve for  $R_3$  and  $R_4$  by setting the DAC to 4096, knowing that the output needs to be +2.05V.

#### **EQUATION 8-5:**

$$\frac{R_4}{(R_3 + R_4)} = \frac{2.05V + (0.5 \cdot 4.096V)}{1.5 \cdot 4.096V} = \frac{2}{3}$$

If  $R_4$  = 20 k $\Omega$ , then  $R_3$  = 10 k $\Omega$ 



**FIGURE 8-6:** Bipolar Voltage Source with Selectable Gain and Offset.

# EQUATION 8-6: V<sub>OUT</sub>, V<sub>OA+</sub>, AND V<sub>O</sub> CALCULATIONS

$$V_{OUT} = V_{REF} \bullet G \bullet \frac{DAC \ Register \ Value}{2^{N}}$$

$$V_{OA+} = \frac{V_{OUT} \bullet R_4 + V_{CC-} \bullet R_5}{R_3 + R_4}$$

$$V_O = V_{OA+} \bullet (1 + \frac{R_2}{R_I}) - V_{IN} \bullet (\frac{R_2}{R_I})$$
Offset Adjust Gain Adjust

# EQUATION 8-7: BIPOLAR "WINDOW" DAC USING R<sub>4</sub> AND R<sub>5</sub>

## 8.6 Designing a Double-Precision DAC

Figure 8-7 shows an example design of a single-supply voltage output capable of up to 24-bit resolution. This requires two 12-bit DACs. This design is simply a voltage divider with a buffered output.

As an example, if a similar application to the one developed in **Section 8.5.1 "Bipolar DAC Example"** required a resolution of 1  $\mu$ V instead of 1 mV, and a range of 0V to 4.1V, then 12-bit resolution would not be adequate.

**Step 1:** Calculate the resolution needed:

4.1V/1  $\mu$ V = 4.1 x 10<sup>6</sup>. Since 2<sup>22</sup> = 4.2 x 10<sup>6</sup>, 22-bit resolution is

Since  $2^{22} = 4.2 \times 10^{6}$ , 22-bit resolution is desired. Since DNL =  $\pm 1.0$  LSb, this design can be attempted with the 12-bit DAC.

Step 2: Since DAC1's  $V_{OUT1}$  has a resolution of 1 mV, its output only needs to be "pulled" 1/1000 to meet the 1  $\mu$ V target. Dividing  $V_{OUT0}$  by 1000 would allow the application to compensate for DAC1's DNL error.

**Step 3:** If  $R_2$  is  $100\Omega$ , then  $R_1$  needs to be  $100 \text{ k}\Omega$ .

**Step 4:** The resulting transfer function is shown in the equation of Example 8-8.




FIGURE 8-7: Simple Double Precision DAC using MCP47FEBX2.

#### **EQUATION 8-8:** V<sub>OUT</sub> CALCULATION

$$V_{OUT} = \frac{V_{OUT0} * R_2 + V_{OUT1} * R_1}{R_1 + R_2}$$

Where:

V<sub>OUT0</sub> = (V<sub>REF</sub> \* G \* DAC0 Register Value)/4096

V<sub>OUT1</sub> = (V<sub>REF</sub> \* G \* DAC1 Register Value)/4096

Gx = Selected Op Amp Gain

## 8.7 Building Programmable Current Source

Figure 8-8 shows an example of building a programmable current source using a voltage follower. The current sensor resistor is used to convert the DAC voltage output into a digitally-selectable current source.

The smaller R<sub>SENSE</sub> is, the less power dissipated across it. However, this also reduces the resolution that the current can be controlled.




FIGURE 8-8: Digitally-Controlled Current Source.

# 8.8 Serial Interface Communication Times

Table 8-1 shows time/frequency of the supported operations of the  $I^2C$  serial interface for the different serial interface operational frequencies. This, along with the  $V_{OUT}$  output performance (such as slew rate), would be used to determine your application's volatile DAC register update rate.

TABLE 8-1: SERIAL INTERFACE TIMES / FREQUENCIES

Command					Data Update Rate				
		ode	ode		Mode <sup>(6)</sup> # of Bit Clocks			-bit/10-bit/1 ta Words/S	Comments
Operation	C 1	C 0	HV	100 kHz		400 kHz	3.4 MHz <sup>(5)</sup>		
Write Command	0	0	(3)	Single	38	2,632	10,526	89,474	
(Normal and High- Voltage)	0	0	(3)	Continuous	27n + 11	3,559	14,235	120,996	For 10 data words
Read Command	1	1	(3)	Random	48	2,083	8,333	70,833	
(Normal and High- Voltage) (2)	1	1	(3)	Continuous	18n + 11	4,762	19,048	161,905	For 10 data words
	1	1	(3)	Last Address	29	3,448	13,793	117,241	
General Call Reset Command	_	_	(3)	Single	20	5,000	20,000	170,000	Note 4
General Call Wake-up Command	_	_	(3)	Single	20	5,000	20,000	170,000	Note 4
Enable Configuration	1	0	Yes	Single	20	5,000	20,000	170,000	
Bit (High-Voltage) Command	1	0	Yes	Continuous	9n + 11	9,901	39,604	336,634	For 10 data words
Disable Configuration	0	1	Yes	Single	20	5,000	20,000	170,000	
Bit (High-Voltage) Command	0	1	Yes	Continuous	9n + 11	9,901	39,604	336,634	For 10 data words

**Note 1:** "n" indicates the number of times the command operation is to be repeated.

- 2: This command is useful to determine when an EEPROM programming cycle has completed.
- **3:** This command can be either normal voltage or high voltage.
- **4:** Determined by General Call command byte after the I<sup>2</sup>C General Call address.
- 5: There is a minimal overhead to enter into 3.4 MHz mode.
- **6:** Nonvolatile Registers can only use the "Single" mode.

# 8.9 Software I<sup>2</sup>C Interface Reset Sequence

**Note:** This technique is documented in AN1028.

At times, it may become necessary to perform a Software Reset Sequence to ensure the MCP47FEBXX device is in a correct and known I<sup>2</sup>C interface state. This technique only resets the I<sup>2</sup>C state machine.

This is useful if the MCP47FEBXX device powers-up in an incorrect state (due to excessive bus noise, etc), or if the master device is reset during communication. Figure 8-9 shows the communication sequence to software reset the device.




FIGURE 8-9: Software Reset Sequence Format.

The 1<sup>st</sup> Start bit will cause the device to reset from a state in which it is expecting to receive data from the master device. In this mode, the device is monitoring the data bus in Receive mode and can detect if the Start bit forces an internal Reset.

The nine bits of '1' are used to force a Reset of those devices that could not be reset by the previous Start bit. This occurs only if the MCP47FEBXX is driving an A bit on the I²C bus, or is in Output mode (from a Read command) and is driving a data bit of '0' onto the I²C bus. In both of these cases, the previous Start bit could not be generated due to the MCP47FEBXX holding the bus low. By sending out nine '1' bits, it is ensured that the device will see an  $\overline{A}$  bit (the master device does not drive the I²C bus low to acknowledge the data sent by the MCP47FEBXX), which also forces the MCP47FEBXX to reset.

The 2<sup>nd</sup> Start bit is sent to address the rare possibility of an erroneous write. This could occur if the master device was reset while sending a Write command to the MCP47FEBXX, AND then as the master device returns to normal operation and issues a Start condition, while the MCP47FEBXX is issuing an acknowledge. In this case, if the 2<sup>nd</sup> Start bit is not sent (and the Stop bit was sent) the MCP47FEBXX could initiate a write cycle.

Note: The potential for this erroneous write ONLY occurs if the master device is reset while sending a Write command to the MCP47FEBxx.

The Stop bit terminates the current I<sup>2</sup>C bus activity. The MCP47FEBXX waits to detect the next Start condition.

This sequence does not affect any other I<sup>2</sup>C devices which may be on the bus, as they should disregard this as an invalid command.

### 8.10 Design Considerations

In the design of a system with the MCP47FEBXX devices, the following considerations should be taken into account:

- Power Supply Considerations
- Layout Considerations

## 8.10.1 POWER SUPPLY CONSIDERATIONS

The typical application will require a bypass capacitor in order to filter high-frequency noise, which can be induced onto the power supply's traces. The bypass capacitor helps to minimize the effect of these noise sources on signal integrity. Figure 8-10 illustrates an appropriate bypass strategy.

In this example, the recommended bypass capacitor value is 0.1  $\mu$ F. This capacitor should be placed as close (within 4 mm) to the device power pin (V<sub>DD</sub>) as possible.

The power source supplying these devices should be as clean as possible. If the application circuit has separate digital and analog power supplies,  $V_{DD}$  and  $V_{SS}$  should reside on the analog plane.




FIGURE 8-10: Typical Microcontroller Connections.

#### 8.10.2 LAYOUT CONSIDERATIONS

Several layout considerations may be applicable to your application. These may include:

- Noise
- PCB Area Requirements

#### 8.10.2.1 Noise

Inductively-coupled AC transients and digital switching noise can degrade the input and output signal integrity, potentially masking the MCP47FEBXX's performance. Careful board layout minimizes these effects and increases the Signal-to-Noise Ratio (SNR). Multi-layer boards utilizing a low-inductance ground plane, isolated inputs, isolated outputs and proper decoupling are critical to achieving the performance that the silicon is capable of providing. Particularly harsh environments may require shielding of critical signals.

Separate digital and analog ground planes are recommended. In this case, the  $V_{SS}$  pin and the ground pins of the  $V_{DD}$  capacitors should be terminated to the analog ground plane.

**Note:** Breadboards and wire-wrapped boards are not recommended.

#### 8.10.2.2 PCB Area Requirements

In some applications, PCB area is a criteria for device selection. Table 8-2 shows the typical package dimensions and area for the different package options.

TABLE 8-2: PACKAGE FOOTPRINT(1)

Package			Package Footprint			
S Type		Code	Dimen (mı		Area (mm²)	
			Length	Width		
8	TSSOP	ST	3.00	4.40	13.20	

**Note 1:** Does not include recommended land pattern dimensions. Dimensions are typical values.

NOTES:

#### 9.0 DEVELOPMENT SUPPORT

Development support can be classified into two groups. These are:

- Development Tools
- · Technical Documentation

#### 9.1 Development Tools

Several development tools are available to assist in your design and evaluation of the MCP47FEBXX devices. The currently available tools are shown in Table 9-1.

Figure 9-1 shows how the TSSOP20EV bond-out PCB can be populated to easily evaluate the MCP47FEBXX devices. The 8-pin and 20-pin TSSOP packages have the same pin pitch (0.65 mm BSC) and package width (4.40 mm typ.), and the 8-pin TSSOP package can be placed on the 20-pin TSSOP footprint. Device evaluation can use the PICkit™ Serial Analyzer to control the DAC output registers and state of the configuration, control and status register.

The TSSOP20EV boards may be purchased directly from the Microchip web site at www.microchip.com.

#### 9.2 Technical Documentation

Several additional technical documents are available to assist you in your design and development. These technical documents include Application Notes, Technical Briefs, and Design Guides. Table 9-2 shows some of these documents.

#### TABLE 9-1: DEVELOPMENT TOOLS (Note 1)

Board Name	Part #	Comment
20-Pin TSSOP and SSOP Evaluation Board	TSSOP20EV	Most Flexible option - Recommended Bond-out PCB
14-pin SOIC/TSSOP/DIP Evaluation Board	SOIC14EV	
SOIC-8 Evaluation Board	SOIC8EV	

Note 1: Supports the PICkit™ Serial Analyzer. See the User's Guide for additional information and requirements.

#### TABLE 9-2: TECHNICAL DOCUMENTATION

Application Note Number	Title	Literature #
AN1326	Using the MCP4728 12-Bit DAC for LDMOS Amplifier Bias Control Applications	DS01326
_	Signal Chain Design Guide	DS21825
_	Analog Solutions for Automotive Applications Design Guide	DS01005




FIGURE 9-1: MCP47FEBXX Evaluation Board Circuit Using TSSOP20EV.

#### 10.0 PACKAGING INFORMATION

#### 10.1 **Package Marking Information**

8-Lead TSSOP (4.4 mm)







Device Number	Code	Device Number	Code
MCP47FEB01A0-E/ST	AAAG	MCP47FEB12A0-E/ST	AAAL
MCP47FEB01A0T-E/ST	AAAG	MCP47FEB12A0T-E/ST	AAAL
MCP47FEB01A1-E/ST	AAAU	MCP47FEB12A1-E/ST	AABG
MCP47FEB01A1T-E/ST	AAAU	MCP47FEB12A1T-E/ST	AABG
MCP47FEB01A2-E/ST	AAAV	MCP47FEB12A2-E/ST	AABH
MCP47FEB01A2T-E/ST	AAAV	MCP47FEB12A2T-E/ST	AABH
MCP47FEB01A3-E/ST	AAAW	MCP47FEB12A3-E/ST	AABJ
MCP47FEB01A3T-E/ST	AAAW	MCP47FEB12A3T-E/ST	AABJ
MCP47FEB02A0-E/ST	AAAK	MCP47FEB21A0-E/ST	AAAJ
MCP47FEB02A0T-E/ST	AAAK	MCP47FEB21A0T-E/ST	AAAJ
MCP47FEB02A1-E/ST	AABD	MCP47FEB21A1-E/ST	AABA
MCP47FEB02A1T-E/ST	AABD	MCP47FEB21A1T-E/ST	AABA
MCP47FEB02A2-E/ST	AABE	MCP47FEB21A2-E/ST	AABB
MCP47FEB02A2T-E/ST	AABE	MCP47FEB21A2T-E/ST	AABB
MCP47FEB02A3-E/ST	AABF	MCP47FEB21A3-E/ST	AABC
MCP47FEB02A3T-E/ST	AABF	MCP47FEB21A3T-E/ST	AABC
MCP47FEB11A0-E/ST	AAAH	MCP47FEB22A0-E/ST	AAAM
MCP47FEB11A0T-E/ST	AAAH	MCP47FEB22A0T-E/ST	AAAM
MCP47FEB11A1-E/ST	AAAX	MCP47FEB22A1-E/ST	AABK
MCP47FEB11A1T-E/ST	AAAX	MCP47FEB22A1T-E/ST	AABK
MCP47FEB11A2-E/ST	AAAY	MCP47FEB22A2-E/ST	AABL
MCP47FEB11A2T-E/ST	AAAY	MCP47FEB22A2T-E/ST	AABL
MCP47FEB11A3-E/ST	AAAZ	MCP47FEB22A3-E/ST	AABM
MCP47FEB11A3T-E/ST	AAAZ	MCP47FEB22A3T-E/ST	AABM

Customer-specific information Legend: XX...X

> Year code (last digit of calendar year) ΥY Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') WW

NNN

Alphanumeric traceability code
Pb-free JEDEC® designator for Matte Tin (Sn) (e3)


This package is Pb-free. The Pb-free JEDEC designator (@3)

can be found on the outer packaging for this package.

In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

### 8-Lead Plastic Thin Shrink Small Outline (ST) – 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
Dimension	n Limits	MIN	NOM	MAX			
Number of Pins	N		8				
Pitch	е		0.65 BSC				
Overall Height	Α	_	_	1.20			
Molded Package Thickness	A2	0.80	1.00	1.05			
Standoff	A1	0.05	_	0.15			
Overall Width	E	6.40 BSC		-			
Molded Package Width	E1	4.30	4.40	4.50			
Molded Package Length	D	2.90	3.00	3.10			
Foot Length	L	0.45	0.60	0.75			
Footprint L1		1.00 REF					
Foot Angle	ф	0°	_	8°			
Lead Thickness	С	0.09	_	0.20			
Lead Width	b	0.19	_	0.30			


#### Notes

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
  - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-086B

### 8-Lead Plastic Thin Shrink Small Outline (ST) - 4.4 mm Body [TSSOP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



#### RECOMMENDED LAND PATTERN

	Units			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX		
Contact Pitch	Е		0.65 BSC			
Contact Pad Spacing	C1		5.90			
Contact Pad Width (X8)	X1			0.45		
Contact Pad Length (X8)	Y1			1.45		
Distance Between Pads	G	0.20				

#### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2086A

NOTES:


### APPENDIX A: REVISION HISTORY

### **Revision A (February 2015)**

• Original release of this document.

# APPENDIX B: I<sup>2</sup>C SERIAL INTERFACE

This I<sup>2</sup>C interface is a two-wire interface that allows multiple devices to be connected to this two-wire bus. Figure B-1 shows a typical I<sup>2</sup>C interface connection.



**FIGURE B-1:** Typical I<sup>2</sup>C Interface.

#### **B.1** Overview

A device that sends data onto the bus is defined as transmitter, and a device receiving data is defined as receiver. The bus has to be controlled by a master device which generates the serial clock (SCL), controls the bus access and generates the Start and Stop conditions. Devices that do not generate a serial clock work as slave devices. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. Communication is initiated by the master (microcontroller), which sends the Start bit followed by the slave address byte. The first byte transmitted is always the slave address byte, which contains the device code, the address bits and the R/W bit.

The I<sup>2</sup>C interface specifies different communication bit rates. These are referred to as standard, fast or high-speed modes. The MCP47FEBXX supports these three modes. The clock rates (bit rate) of these modes are:

- Standard mode: up to 100 kHz (kbit/s)
- Fast mode: up to 400 kHz (kbit/s)
- High-Speed mode (HS mode): up to 3.4 MHz (Mbit/s)

The I<sup>2</sup>C protocol supports two addressing modes:

- · 7-bit slave addressing
- 10-bit slave addressing (allows more devices on I<sup>2</sup>C bus)

Only 7-bit slave addressing will be discussed in this section.

The  $I^2C$  serial protocol allows multiple master devices on the  $I^2C$  bus. This is referred to as "Multi-Master". For this, all Master devices must support Multi-Master operation. In this configuration, all master devices monitor their communication. If they detect that they wish to transmit a bit that is a logic high but is detected as a logic low (some other master device driving), they "get off" the bus. That is, they stop their communication and continue to listen to determine if the communication is directed towards them.

The I<sup>2</sup>C serial protocol only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. For details on the frame content (commands/data), refer to **Section 7.0** "Device Commands".

The I<sup>2</sup>C serial protocol does define some commands called "General Call Addressing", which allows the master device to communicate to all slave devices on the I<sup>2</sup>C bus.

Note: Refer to the NXP specification #UM10204, Rev. 03 19 June 2007 document for more details on the I<sup>2</sup>C specifications.

#### **B.2 Signal Descriptions**

The I<sup>2</sup>C interface uses two pins (signals). These are:

- SDA (Serial Data)
- · SCL (Serial Clock)

#### B.2.1 SERIAL DATA (SDA)

The Serial Data (SDA) signal is the data signal of the device. The value on this pin is latched on the rising edge of the SCL signal when the signal is an input.

With the exception of the Start (Restart) and Stop conditions, the high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. During the high period of the clock, the SDA pin's value (high or low) must be stable. Changes in the SDA pin's value while the SCL pin is high will be interpreted as a Start or a Stop condition.

#### B.2.2 SERIAL CLOCK (SCL)

The Serial Clock (SCL) signal is the clock signal of the device. The rising edge of the SCL signal latches the value on the SDA pin.

Depending on the clock rate mode, the interface will display different characteristics.

#### I<sup>2</sup>C Operation **B.3**

#### I<sup>2</sup>C BIT STATES AND SEQUENCE B.3.1

Figure B-8 shows the I<sup>2</sup>C transfer sequence, while Figure B-7 shows the bit definitions. The serial clock is generated by the master. The following definitions are used for the bit states:

- · Start Bit (S)
- Data Bit
- Acknowledge (A) Bit (driven low) / No Acknowledge  $(\overline{A})$  bit (not driven low)
- Repeated Start Bit (Sr)
- Stop Bit (P)

#### B.3.1.1 Start Bit

The Start bit (see Figure B-2) indicates the beginning of a data transfer sequence. The Start bit is defined as the SDA signal falling when the SCL signal is "high".




FIGURE B-2: Start Bit.

#### B.3.1.2 Data Bit

The SDA signal may change state while the SCL signal is low. While the SCL signal is high, the SDA signal MUST be stable (see Figure B-3).




FIGURE B-3:

#### B.3.1.3 Acknowledge (A) Bit

The A bit (see Figure B-4) is typically a response from the receiving device to the transmitting device. Depending on the context of the transfer sequence, the A bit may indicate different things. Typically, the slave device will supply an A response after the Start bit and 8 "data" bits have been received. An A bit has the SDA signal low, while the  $\overline{A}$  bit has the SDA signal high.




FIGURE B-4:

Acknowledge Waveform.

Table B-1 shows some of the conditions where the slave device issues the A or Not A  $(\overline{A})$ .

If an error condition occurs (such as an  $\overline{A}$  instead of A), then a Start bit must be issued to reset the command state machine.

TABLE B-1: MCP47FEBXX A/A **RESPONSES** 

Event	Acknowledge Bit Response	Comment
General Call	Α	
Slave Address valid	А	
Slave Address not valid	Ā	
Communication during EEPROM write cycle	А	After device has received address and command, and valid conditions for EEPROM write
Bus Collision	N/A	I <sup>2</sup> C™ module Resets, or a "Don't Care" if the colli- sion occurs on the Master's "Start bit"

#### B.3.1.4 Repeated Start Bit

The Repeated Start bit (see Figure B-5) indicates the current master device wishes to continue communicating with the current slave device without releasing the I<sup>2</sup>C bus. The Repeated Start condition is the same as the Start condition, except that the Repeated Start bit follows a Start bit (with the Data bits + A bit) and not a Stop bit.

The Start bit is the beginning of a data transfer sequence and is defined as the SDA signal falling when the SCL signal is "high".

### **Note 1:** A bus collision during the Repeated Start condition occurs if:

- •SDA is sampled low when SCL goes from low to high.
- •SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data '1'.





FIGURE B-5: Waveform.

### B.3.1.5 Stop Bit

The Stop bit (see Figure B-6) Indicates the end of the  $I^2C$  Data Transfer Sequence. The Stop bit is defined as the SDA signal rising when the SCL signal is "high".

A Stop bit should reset the  $I^2C$  interface of the slave device.



**FIGURE B-6:** Stop Condition Receive or Transmit Mode.

#### B.3.2 CLOCK STRETCHING

"Clock Stretching" is something that the receiving Device can do, to allow additional time to "respond" to the "data" that has been received.

#### B.3.3 ABORTING A TRANSMISSION

If any part of the I<sup>2</sup>C transmission does not meet the command format, it is aborted. This can be intentionally accomplished with a Start or Stop condition. This is done so that noisy transmissions (usually an extra Start or Stop condition) are aborted before they corrupt the device.





FIGURE B-7: Typical 8-Bit I<sup>2</sup>C Waveform Format.



**FIGURE B-8:** I<sup>2</sup>C Data States and Bit Sequence.

#### B.3.4 SLOPE CONTROL

As the device transitions from HS mode to FS mode, the slope control parameter will change from the HS specification to the FS specification.

For Fast (FS) and High-Speed (HS) modes, the device has a spike suppression and a Schmitt Trigger at SDA and SCL inputs.

#### B.3.5 DEVICE ADDRESSING

The I<sup>2</sup>C Slave Address control byte is the first byte received following the Start condition from the master device. This byte has 7-bits to specify the Slave Address and the Read/Write control bit.

Figure B-9 shows the  $I^2C$  slave address byte format, which contains the seven address bits and a read/write  $(R/\overline{W})$  bit.




FIGURE B-9: I<sup>2</sup>C Slave Address Control Byte.

#### B.3.6 HS MODE

The I<sup>2</sup>C specification requires that a High-Speed mode device must be 'activated' to operate in High-Speed (3.4 Mbit/s) mode. This is done by the master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC).

The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition.

The master code is sent as follows:

- 1. Start condition (S)
- High-Speed Master Mode Code (0000 1xxx), The xxx bits are unique to the High-Speed (HS) mode master.
- 3. No Acknowledge  $(\overline{A})$

After switching to the High-Speed mode, the next transferred byte is the  $I^2C$  control byte, which specifies the device to communicate with, and any number of data bytes plus acknowledgments. The master device can then either issue a Repeated Start bit to address a different device (at High-Speed) or a Stop bit to return to Fast/Standard bus speed. After the Stop bit, any other master device (in a multi-master system) can arbitrate for the  $I^2C$  bus.

See Figure B-10 for illustration of HS mode command sequence.

For more information on the HS mode, or other I<sup>2</sup>C modes, please refer to the NXP I<sup>2</sup>C specification.

#### B.3.6.1 Slope Control

The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed clock modes of the interface.

#### B.3.6.2 Pulse Gobbler

The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes < 10 ns during HS mode.




FIGURE B-10: HS Mode Sequence.

#### B.3.7 GENERAL CALL

The General Call is a method that the "Master" device can communicate with all other "Slave" devices. In a Multi-Master application, the other Master devices are operating in Slave mode. The General Call address has two documented formats. These are shown in Figure B-11.

The I<sup>2</sup>C specification documents three 7-bit command bytes.

The I<sup>2</sup>C specification does not allow '0000000' (00h) in the second byte. Also '00000100' and '00000110' functionality is defined by the specification. Lastly a data byte with a '1' in the LSb indicates a "Hardware General Call".

For details on the operation of the MCP47FEBXX's General Call commands, see Section 7.3 "General Call Commands".

Note: Only one General Call command per issue of the General Call control byte. Any additional General Call commands are ignored and Not Acknowledged.




FIGURE B-11: General Call Formats.

#### APPENDIX C: TERMINOLOGY

#### C.1 Resolution

The resolution is the number of DAC output states that divide the full-scale range. For the 12-bit DAC, the resolution is 2<sup>12</sup>, meaning the DAC code ranges from 0 to 4095.

Note: When there are  $2^N$  resistors in the resistor ladder and  $2^N$  tap points, the full scale DAC register code is resistor element (1 LSb) from the source reference voltage ( $V_{DD}$  or  $V_{REF}$ ).

### C.2 Least Significant Bit (LSb)

This is the voltage difference between two successive codes. For a given output voltage range, it is divided by the resolution of the device (Equation C-1). The range may be  $V_{DD}$  (or  $V_{REF}$ ) to  $V_{SS}$  (ideal), the DAC register codes across the linear range of the output driver (Measured 1), or full-scale to zero-scale (Measured 2).

# EQUATION C-1: LSb VOLTAGE CALCULATION

| Ideal 
$$V_{LSb(IDEAL)} = \frac{V_{DD}}{2^N}$$
 or  $\frac{V_{REF}}{2^N}$ 
| Measured 1 |  $V_{LSb(Measured)} = \frac{V_{OUT(@4000)} - V_{OUT(@100)}}{(4000 - 100)}$ 
| Measured 2 |  $V_{LSb} = \frac{V_{OUT(@FS)} - V_{OUT(@ZS)}}{2^N - 1}$ 
|  $2^N = 4096 \text{ (MCP47FEB2x)}$ 
| = 1024 (MCP47FEB1x)
| = 256 (MCP47FEB0x)

#### **C.3** Monotonic Operation

Monotonic operation means that the device's output voltage ( $V_{OUT}$ ) increases with every 1 code step (LSb) increment (from  $V_{SS}$  to the DAC's reference voltage ( $V_{DD}$  or  $V_{REF}$ )).




FIGURE C-1:  $V_W(V_{OUT})$ 

#### C.4 Full-Scale Error (E<sub>FS</sub>)

The Full-Scale Error (see Figure C-3) is the error on the  $V_{OUT}$  pin relative to the expected  $V_{OUT}$  voltage (theoretical) for the maximum device DAC register code (code FFFh for 12-bit, code 3FFh for 10-bit, and code FFh for 8-bit) (see Equation C-2). The error is dependent on the resistive load on the  $V_{OUT}$  pin (and where that load is tied to, such as  $V_{SS}$  or  $V_{DD}$ ). For loads (to  $V_{SS}$ ) greater than specified, the full-scale error will be greater.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

#### **EQUATION C-2:** FULL SCALE ERROR

$$E_{FS} = \frac{V_{OUT(@FS)} - V_{IDEAL(@FS)}}{V_{ISh(IDEAL)}}$$

Where:

 $\mathsf{E}_{\mathsf{FS}}$  is expressed in LSb

 $V_{OUT(@FS)}$  is the  $V_{OUT}$  voltage when the DAC register code is at Full scale.

 $V_{\text{IDEAL}(@FS)}$  is the ideal output voltage when the DAC register code is at Full scale.

V<sub>LSb(IDEAL)</sub> is the theoretical voltage step size.

### C.5 Zero-Scale Error (E<sub>ZS</sub>)

The Zero-Scale Error (see Figure C-2) is the difference between the ideal and measured  $V_{OUT}$  voltage with the DAC register code equal to 000h (Equation C-3). The error is dependent on the resistive load on the  $V_{OUT}$  pin (and where that load is tied to, such as  $V_{SS}$  or  $V_{DD}$ ). For loads (to  $V_{DD}$ ) greater than specified, the zero scale error will be greater.

The error in bits is determined by the theoretical voltage step size to give an error in LSb.

#### **EQUATION C-3: ZERO SCALE ERROR**

$$E_{ZS} = \frac{V_{OUT(@ZS)}}{V_{LSb(IDEAL)}}$$

Where:

E<sub>FS</sub> is expressed in LSb

 $V_{OUT(@ZS)}$  is the  $V_{OUT}$  voltage when the DAC register code is at Zero-scale.

 $V_{LSb(IDEAL)}$  is the theoretical voltage step size.

#### C.6 Total Unadjusted Error (E<sub>T</sub>)

The Total Unadjusted Error  $(E_T)$  is the difference between the ideal and measured  $V_{OUT}$  voltage. Typically, calibration of the output voltage is implemented to improve system performance.

The error in bits is determined by the theortical voltage step size to give an error in LSb.

Equation C-4 shows the Total Unadjusted Error calculation

## EQUATION C-4: TOTAL UNADJUSTED ERROR CALCULATION

$$E_T = \frac{(V_{OUT\_Actual(@code)} - V_{OUT\_Ideal(@Code)})}{V_{LSb(Ideal)}}$$

Where:

E<sub>T</sub> is expressed in LSb.

 $V_{OUT\_Actual(@code)}$  = The measured DAC

output voltage at the

specified code.

 $V_{OUT\_Ideal(@code)}$  = The calculated DAC

output voltage at the specified code.

( code \* V<sub>LSb(Ideal)</sub> )

 $V_{LSb(Ideal)} = V_{REF} / \# Steps$ 

12-bit =  $V_{REF}/4096$ 10-bit =  $V_{REF}/1024$ 

8-bit =  $V_{REF}/256$ 

#### C.7 Offset Error (E<sub>OS</sub>)

The offset error is the delta voltage of the  $V_{OUT}$  voltage from the ideal output voltage at the specified code. This code is specified where the output amplifier is in the linear operating range; for the MCP47FEBXX we specify code 100 (decimal). Offset error does not include gain error. Figure C-2 illustrates this.

This error is expressed in mV. Offset error can be negative or positive. The offset error can be calibrated by software in application circuits.




FIGURE C-2: Offset Error (Zero Gain Error).

### C.8 Offset Error Drift (E<sub>OSD</sub>)

The Offset error drift is the variation in offset error due to a change in ambient temperature. The offset error drift is typically expressed in ppm/ $^{\circ}$ C or  $\mu$ V/ $^{\circ}$ C.

### C.9 Gain Error (E<sub>G</sub>)

Gain error is a calculation based on the ideal slope using the voltage boundaries for the linear range of the output driver (ex code 100 and code 4000) (see Figure C-3). The Gain error calculation nullifies the device's offset error.

The gain error indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. The gain error is usually expressed as percent of full-scale range (% of FSR) or in LSb. FSR is the ideal Full Scale voltage of the DAC (see Equation C-5).




FIGURE C-3: Gain Error and Full-Scale Error Example.

#### **EQUATION C-5: EXAMPLE GAIN ERROR**

$$E_G = \frac{\left( \text{$V_{OUT(@4000)} - V_{OS} - V_{OUT\_Ideal(@4000)} \right)}}{V_{Full-Scale \; Range}} * 100$$
 Where: 
$$E_G \text{ is expressed in %of Full-Scale Range (FSR)} \\ V_{OUT(@4000)} = \text{The measured DAC} \\ \text{output voltage at the specified code.} \\ V_{OUT\_Ideal(@4000)} = \text{The calculated DAC} \\ \text{output voltage at the specified code.} \\ \text{$(4000 * V_{LSb(Ideal)})$} \\ V_{OS} = \text{Measured offset voltage.} \\ V_{Full \; Scale \; Range} = \text{Expected Full-Scale} \\ \text{output value (such as the V_{REF} voltage).} \\ \end{cases}$$

#### C.10 Gain-Error Drift (E<sub>GD</sub>)

The Gain-error drift is the variation in gain error due to a change in ambient temperature. The gain error drift is typically expressed in ppm/°C (of full scale range).

#### C.11 Integral Nonlinearity (INL)


The Integral Nonlinearity (INL) error is the maximum deviation of an actual transfer function from an ideal transfer function (straight line) passing through the defined end-points of the DAC transfer function (after offset and gain errors have been removed).

In the MCP47FEBXX, INL is calculated using the defined end points, DAC code 100 and code 4000. INL can be expressed as a percentage of Full-Scale Range (FSR) or in LSb. INL is also called relative accuracy. Equation C-6 shows how to calculate the INL error in LSb and Figure C-4 shows an example of INL accuracy.

Positive INL means higher  $V_{OUT}$  voltage than ideal. Negative INL means lower  $V_{OUT}$  voltage than ideal.

#### **EQUATION C-6: INL ERROR**

 $E_{INL} = \frac{V_{OUT} - V_{Calc\_Ideal}}{V_{LSb(Measured)}}$  Where: INL is expressed in LSb.  $V_{Calc\_Ideal} = Code * V_{LSb(Measured)} + V_{OS}$   $V_{OUT(Code = n)} = The \ measured \ DAC \ output \ voltage \ with \ a \ given \ DAC \ register \ code$   $V_{LSb(Measured)} = For \ Measured: \ (V_{OUT(4000)} - V_{OUT(100)})/3900$   $V_{OS} = Measured \ offset \ voltage.$ 



#### C.12 Differential Nonlinearity (DNL)

The Differential Nonlinearity (DNL) error (see Figure C-5) is the measure of step size between codes in actual transfer function. The ideal step size between codes is 1 LSb. A DNL error of zero would imply that every code is exactly 1 LSb wide. If the DNL error is less than 1 LSb, the DAC guarantees monotonic output and no missing codes. Equation C-7 shows how to calculate the DNL error between any two adjacent codes in LSb.

#### **EQUATION C-7: DNL ERROR**

$$E_{DNL} = \frac{(V_{OUT(code = n+1)} - V_{OUT(code = n)})}{V_{LSb(Measured)}} - 1$$
Where:

DNL is expressed in LSb.
$$V_{OUT(Code = n)} = \text{The measured DAC output voltage with a given DAC register code.}$$

$$V_{LSb(Measured)} = \text{For Measured:} (V_{OUT(4000)} - V_{OUT(100)})/3900$$




FIGURE C-5: DNL Accuracy.

#### C.13 Settling Time

The Settling time is the time delay required for the  $V_{OUT}$  voltage to settle into its new output value. This time is measured from the start of code transition, to when the  $V_{OUT}$  voltage is within the specified accuracy.

In the MCP47FEBXX, the settling time is a measure of the time delay until the  $V_{OUT}$  voltage reaches within 0.5 LSb of its final value, when the volatile DAC Register changes from 1/4 to 3/4 of the full-scale range (12-bit device: 400h to C00h).

#### C.14 Major-Code Transition Glitch

Major-code transition glitch is the impulse energy injected into the DAC analog output when the code in the DAC register changes state. It is normally specified as the area of the glitch in nV-Sec, and is measured when the digital code is changed by 1 LSb at the major carry transition (Example: 011...111 to 100... 000, or 100... 000 to 011 ... 111).

#### C.15 Digital Feed-through

The digital feed-through is the glitch that appears at the analog output caused by coupling from the digital input pins of the device. The area of the glitch is expressed in nV-Sec and is measured with a full-scale change (Example: all 0s to all 1s and vice versa) on the digital input pins. The digital feed-through is measured when the DAC is not being written to the output register.

#### C.16 -3 dB Bandwidth

This is the frequency of the signal at the  $V_{REF}$  pin that causes the voltage at the  $V_{OUT}$  pin to fall -3 dB value from a static value on the  $V_{REF}$  pin. The output decreases due to the RC characteristics of the resistor ladder and the characteristics of the output buffer.

#### C.17 Power-Supply Sensitivity (PSS)

PSS indicates how the output of the DAC is affected by changes in the supply voltage. PSS is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for mid-scale output of the DAC. The  $V_{OUT}$  is measured while the  $V_{DD}$  is varied from 5.5V to 2.7V as a step ( $V_{REF}$  voltage held constant), and expressed in %/%, which is the % change of the DAC output voltage with respect to the % change of the  $V_{DD}$  voltage.

#### **EQUATION C-8: PSS CALCULATION**

$$PSS = \frac{(V_{OUT(@5.5V)} - V_{OUT(@2.7V)}) / V_{OUT(@5.5V)}}{(5.5V - 2.7V) / 5.5V}$$

Where:

PSS is expressed in % / %.

 $V_{OUT(@5.5V)}$  = The measured DAC output voltage with  $V_{DD}$  = 5.5V.

 $V_{OUT(@2.7V)}$  = The measured DAC output voltage with  $V_{DD}$  = 2.7V.

# C.18 Power-Supply Rejection Ratio (PSRR)

PSRR indicates how the output of the DAC is affected by changes in the supply voltage. PSRR is the ratio of the change in  $V_{OUT}$  to a change in  $V_{DD}$  for full-scale output of the DAC. The  $V_{OUT}$  is measured while the  $V_{DD}$  is varied +/- 10% ( $V_{REF}$  voltage held constant), and expressed in dB or  $\mu V/V$ .

### C.19 V<sub>OUT</sub> Temperature Coefficient

The V<sub>OUT</sub> temperature coefficient quantifies the error in the resistor ladder's resistance ratio (DAC Register code value) and Output Buffer due to temperature drift.

#### **C.20** Absolute Temperature Coefficient

The absolute temperature coefficient quantifies the error in the end-to-end output voltage (Nominal output voltage  $V_{OUT}$ ) due to temperature drift. For a DAC this error is typically not an issue due to the ratiometric aspect of the output.

#### C.21 Noise Spectral Density

Noise Spectral Density is a measurement of the device's internally generated random noise, and is characterized as a spectral density (voltage per  $\sqrt{\text{Hz}}$ ). It is measured by loading the DAC to the mid-scale value and measuring the noise at the  $V_{OUT}$  pin. It is measured in nV/ $\sqrt{\text{Hz}}$ .

NOTES:

### PRODUCT IDENTIFICATION SYSTEM

 $\underline{\text{To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.}\\$ 

PART NO. Device A	XX X	<u> </u>	/XX		
	ddress Tape a options Reel	nd Temperature Range	T	a) MCP47FEB01A0T-E/ST: b) MCP47FEB01A3T-E/ST:	I <sup>2</sup> C Address "1100000", Tape and Reel, Extended Temp., 8LD TSSOP pkg.
Device:	MCP47FEB01:Sin	gle-Channel 8-Bit n External + Interr		b) MCF4/FEBUIA31-E/31.	o-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100011", Tape and Reel, Extended Temp., 8LD TSSOP pkg.
	MCP47FEB02: Du wit	al-Channel 8-Bit N n External + Interr	-	a) MCP47FEB11A0-E/ST:	10-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100000", Tube,
	MCP47FEB11: Sin wit MCP47FEB12: Du	n External + Interr	nal References	b) MCP47FEB11A3T-E/ST:	Extended Temp., 8LD TSSOP pkg.  10-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100011", Tape and
		n External + Interr	nal References		Reel, Extended Temp., 8LD TSSOP pkg.
		External + Intern	al References	a) MCP47FEB21A0T-E/ST:	12-bit V <sub>OUT</sub> resolution, I <sup>2</sup> C Address "1100000", Tape and Reel, Extended Temp.,
		n External + Interr	nal References	b) MCP47FEB21A3T-E/ST:	8LD TSSOP pkg.
		0" I <sup>2</sup> C Address.			and Reel, Extended Temp.,
		1" I <sup>2</sup> C Address.			8LD TSSOP pkg.
	A2 = "110001	0" I <sup>2</sup> C Address.			
	A3 = "110001	1" I <sup>2</sup> C Address.			
Tape and Reel:	T = Tape Blank = Tube	and Reel			
Temperature Range:	E = -40°C to	+125°C			
Package:		hin Shrink Small ( (TSSOP), 8-lead	Dutline		

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, flexPWR, JukeBlox, KEELoQ, KEELoQ logo, Kleer, LANCheck, MediaLB, MOST, MOST logo, MPLAB, OptoLyzer, PIC, PICSTART, PIC<sup>32</sup> logo, RightTouch, SpyNIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

The Embedded Control Solutions Company and mTouch are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, ECAN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, KleerNet, KleerNet logo, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, RightTouch logo, REAL ICE, SQI, Serial Quad I/O, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2015, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-63277-087-5

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### Worldwide Sales and Service

#### **AMERICAS**

**Corporate Office** 2355 West Chandler Blvd. Chandler, AZ 85224-6199

Tel: 480-792-7200 Fax: 480-792-7277 **Technical Support:** 

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

**Detroit** Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323

Fax: 317-773-5453

Los Angeles Mission Viejo, CA

Tel: 949-462-9523 Fax: 949-462-9608

New York NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110

Canada - Toronto Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong

Tel: 852-2943-5100 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511

Fax: 86-28-8665-7889 China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Dongguan Tel: 86-769-8702-9880

China - Hangzhou Tel: 86-571-8792-8115 Fax: 86-571-8792-8116

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300

Fax: 86-27-5980-5118 China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

#### ASIA/PACIFIC

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-3019-1500

Japan - Osaka Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo Tel: 81-3-6880- 3770

Fax: 81-3-6880-3771

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859 Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung

Tel: 886-7-213-7828 Taiwan - Taipei

Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Dusseldorf Tel: 49-2129-3766400

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44 Germany - Pforzheim

Tel: 49-7231-424750

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Italy - Venice

Tel: 39-049-7625286

Netherlands - Drunen Tel: 31-416-690399

Fax: 31-416-690340

Poland - Warsaw Tel: 48-22-3325737

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Stockholm Tel: 46-8-5090-4654

**UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820

01/27/15