


LSI/CSI



LS7060/7062



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (516) 271-0400 FAX (516) 271-0405

32 BIT/DUAL 16 BIT BINARY UP COUNTER WITH BYTE MULTIPLEXED THREE-STATE OUTPUTS

July 1998

FEATURES:

- DC to 15 MHz Count Frequency
- Byte Multiplexer
- DC to 1 MHz Scan Frequency
- +4.75V to +5.25V Operation ($V_{DD}-V_{SS}$)
- Three-State Data Outputs, Bus and TTL Compatible
- Inputs TTL and CMOS Compatible
- Unique Cascade Feature Allows Multiplexing of Successive Bytes of Data in Sequence in Multiple Counter Systems
- Low Power Dissipation
- 18 Pin DIP or 18 Pin SOIC - See Figures 1 & 2

DESCRIPTION:

The LS7060/LS7062 is a monolithic, ion implanted MOS Silicon Gate, 32 bit/dual 16 bit up counter. The IC includes latches, multiplexer, eight three-state binary data output drivers and output cascading logic.

DESCRIPTION OF OPERATION:

32 (16) BIT BINARY UP COUNTER - LS7060 (LS7062)

The 32(16) bit static ripple through counter increments on the negative edge of the input count pulse. Maximum ripple time is 4 μ s (2 μ s) - transition count of 32(16) ones to 32(16) zeros. Guaranteed count frequency is DC to 15MHz. See Figure 9A(9B) for Block Diagram.

COUNT, ALT COUNT (LS7060)

Input count pulses to the 32 bit counter may be applied through either of these two inputs. The ALT COUNT input circuitry contains a Schmitt trigger network which allows proper counting with "infinitely" long clock edges. A high applied to either of these two inputs inhibits counting.

COUNT A, ALT COUNT A (LS7062)

Input count pulses to the first 16 bit counter may be applied through either of these two inputs. The ALT COUNT A input circuitry contains a Schmitt trigger network which allows proper counting with "infinitely" long clock edges. A high applied to either of these two inputs inhibits counting.

RESET

All 32 counter bits are reset to zero when RESET is brought low for a minimum of 1 μ s. RESET must be high for a minimum of 300ns before next valid count can be recorded.

TEST COUNT (LS7060)

Count pulses may be applied to the last 16 bits of the binary counter through this input, as long as Bit 16 of the counter is a low. The counter advances on the negative transition of these pulses. This input is intended to be used for test purposes.

PIN ASSIGNMENT - TOP VIEW




FIGURE 1

PIN ASSIGNMENT - TOP VIEW




FIGURE 2

COUNT B (LS7062)

Count pulses may be applied to the last 16 bits of the binary counter through this input. The counter advances on the negative transition of these pulses.

LATCHES - LS7060 (LS7062)

32 bits of latch are provided for storage of counter data. All latches are loaded when the LOAD input is brought low for a minimum of 1 μ s and kept low until a minimum of 4 μ s (2 μ s) has elapsed from previous negative edge of count pulse (ripple time). Storage of valid data occurs when LOAD is brought high for a minimum of 250ns before next negative edge of count pulse or RESET.

SCAN COUNTER AND DECODER

The scan counter is reset to the least significant byte position (State 1) when **SCAN RESET** input is brought low for a minimum of $1\mu\text{s}$. The scan counter is enabled for counting as long as the **ENABLE** input is held low. The counter advances to the next significant byte position on each negative transition of the **SCAN** pulse. When the scan counter advances to State 5 it disables the **Output Drivers** and stops in that state until **SCAN RESET** is again brought low.

SCAN

When the scan counter is enabled, each negative transition of this input advances the scan counter to its next state. When **SCAN** is low the **Data Outputs** are disabled. When **SCAN** is brought high the **Data Outputs** are enabled and present the latched counter data corresponding to the present state of the scan counter. Therefore, in microprocessor applications, the **Data Output Bus** may be utilized for other activities while new data is propagating to the outputs. This positive **SCAN** pulse can be viewed as a "Place the next byte on my bus" instruction from the microprocessor. Minimum positive and negative pulse widths of 500ns for the **SCAN** signal are required for scan counter operation.

SCAN RESET/LOAD

When this input is brought low for a minimum of $1\mu\text{s}$, the scan counter is reset to State 1, the least significant byte position, and the latches are simultaneously loaded with new count information.

ENABLE

When this input is high, the scan counter and the **Data Outputs** are disabled. When **ENABLE** is low, the scan counter and **Data Outputs** are enabled for normal operation. Transition of this input should only be made while the **SCAN** input is in a low state in order to prevent false clocking of the scan counter.

CASCADE ENABLE

This output is normally high. It transitions low and stays low when the scan counter advances to State 5. In a multiple counter system this output is connected to the **ENABLE** input of the next counter in the cascade string. The **SCAN** input and **SCAN RESET/LOAD** input are carried to all the counters in the "Cascade". Counter 1 then presents its bytes of data to the **Output Bus** on each positive transition of the **SCAN** pulse as previously discussed. When State 5 of Counter 1 is achieved, Counter 2 presents its data to the **Output Bus**. This sequence continues until all counters in the cascade have been addressed. See Figure 5 for an illustration of a 3 device cascade design. This output is TTL and CMOS compatible.

THREE-STATE DATA OUTPUT DRIVERS

The eight **Data Output Drivers** are disabled when either **ENABLE** input is high, the scan counter is in State 5, or the **SCAN** input is low. The **Output Drivers** are TTL and Bus compatible.

The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use.

ABSOLUTE MAXIMUM RATINGS:

PARAMETER

Storage Temperature
Operating Temperature
Voltage (any pin to V_{SS})

SYMBOL

T_{STG}
 T_A
 V_{IN}

VALUE

-55 to +150
0 to +70
+10 to -0.3

UNIT

$^{\circ}\text{C}$
 $^{\circ}\text{C}$
V

DC ELECTRICAL CHARACTERISTICS:

($V_{DD} = +5V \pm 5\%$, $V_{SS} = 0V$, $T_A = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$ unless otherwise noted.)

PARAMETER	SYMBOL	Min	MAX	UNIT	CONDITIONS
Power Supply Current	I_{DD}	-	15	mA	At Maximum Operating Frequency $V_{DD} = \text{Max}$, Outputs No Load
Input High Voltage	V_{IH}	+3.5	V_{DD}	V	-
Input Low Voltage	V_{IL}	0	+0.6	V	-
Output High Voltage					
CASCADE ENABLE	V_{OH}	$V_{DD}-0.2$	-	V	$I_O = 0$, $V_{DD} = \text{Min}$
		+2.4	-	V	$I_O = -100\mu\text{A}$, $V_{DD} = \text{Min}$
B0 - B7		+2.4	-	V	$I_O = -260\mu\text{A}$, $V_{DD} = \text{Min}$
Output Low Voltage		+2.0	-	V	$I_O = 750\mu\text{A}$, $V_{DD} = \text{Min}$
CASCADE ENABLE	V_{OL}	-	+0.2	V	$I_O = 0$, $V_{DD} = \text{Min}$
			+0.4	V	$I_O = 1.6\text{mA}$, $V_{DD} = \text{Min}$
B0 - B7			+0.4	V	$I_O = 1.6\text{mA}$, $V_{DD} = \text{Min}$
Output Source Current	I_{source}	3.0	-	mA	$V_O = +1.2V$, $V_{DD} = \text{Min}$
B0 - B7 Outputs		4.8	-	mA	$V_O = +0.8V$, $V_{DD} = \text{Min}$
		7.3	-	mA	$V_O = +0.4V$, $V_{DD} = \text{Min}$
Output Sink Current	I_{sink}	5.7	-	mA	$V_O = +1.2V$, $V_{DD} = \text{Min}$
B0 - B7 Outputs		4.0	-	mA	$V_O = +0.8V$, $V_{DD} = \text{Min}$
		2.2	-	mA	$V_O = +0.4V$, $V_{DD} = \text{Min}$
Output Leakage Current	I_{OL}	-	1	μA	$V_O = +4V$ to $+2.4V$, $V_{DD} = \text{Min}$
B0 - B7 (Off State)					
Input Capacitance	C_{IN}	-	6	pF	$T_A = 25^{\circ}\text{C}$, $f = 1\text{MHz}$
Output Capacitance	C_{OUT}	-	12	pF	$T_A = 25^{\circ}\text{C}$, $f = 1\text{MHz}$
Input Leakage Current	I_{LI}	-	1	μA	$V_{DD} = \text{Max}$
ENABLE, RESET, SCAN					

INPUT CURRENT

*SCAN RESET/LOAD	I _{IH}	-	-2.5	μA	V _{DD} = Max, V _{IH} = +3.5
	I _{IL}	-	-5	μA	V _{DD} = Max, V _{IL} = 0
**All Count inputs	I _{IH}	-	5	μA	V _{DD} = Max, V _{IH} = +3.5
	I _{IL}	-	1	μA	V _{DD} = Max, V _{IL} = 0

*Input has internal pull-up resistor to V_{DD}

** Inputs have internal pull-down resistor to V_{SS}

DYNAMIC ELECTRICAL CHARACTERISTICS:

(V_{DD} = +5V ± 5%, V_{SS} = 0V, T_A = 0°C to +70°C unless otherwise noted.)

PARAMETER	SYMBOL	MIN	MAX	UNIT	CONDITIONS
Count Frequency (All Count inputs)	f _c	DC	15	MHz	-
Count Pulse Width (All Count Inputs)	t _{CPW}	30	-	ns	Measured at 50% point, Max t _r , t _f = 10ns
Count Rise & Fall time (Pins 1, 13)	t _r , t _f	-	30	μs	-
Count Ripple Time (Pins 1, 2 - LS7062)	t _{CR}	-	4	μs	Transition from 32 ones to 32 zeros from negative edge of count pulse
Count Ripple Time (Pin 13 - LS7060)	t _{CR}	-	2	μs	Transition of 16 bits from all ones to all zeros from negative edge of count pulse
Reset Pulse Width (All Counter Stages Fully Reset)	t _{RPW}	500	-	ns	Measured at 50% point Max t _r , t _f = 200ns
RESET Removal Time (Reset Removed From All Counter Stages)	t _{RR}	-	250	ns	Measured from <u>RESET</u> signal at V _{IH}
SCAN Frequency	f _{SC}	-	1	MHz	
SCAN Pulse Width	t _{SCPW}	500	-	ns	Measured at 50% point Max t _r , t _f = 100ns
SCAN RESET/LOAD Pulse Width (All latches loaded and Scan Counter Reset to Least Significant Byte)	t _{RSCPW}	1	-	μs	Measured at 50% point Max t _r , t _f = 200ns
SCAN RESET/LOAD Removal Time (Reset Removed from Scan Counter; Load Command Removed From Latches)	t _{RSCR}	-	250	ns	Measured from <u>SCAN RESET/</u> <u>LOAD</u> at V _{IH}
Output Disable Delay Time (B0 - B7)	t _{DOD}	-	200	ns	Transition to Output High Impedance State Measured From Scan at V _{IL} or ENABLE at V _{IH}
Output ENABLE Delay Time (B0 - B7)	t _{DOE}	-	200	ns	Transition to Valid On State Measured from Scan at V _{IH} and ENABLE at V _{IL} ; Delay to Valid Data Levels for C _{OL} = 10pF and one TTL Load or Valid Data Currents for High Capacitance Loads
Output Delay Time CASCADE ENABLE	t _{DCE}	-	300	ns	Negative Transition from Scan at V _{IL} and ST5 of Scan Counter or Positive Transition From <u>SCAN RESET/LOAD</u> at V _{IL} to Valid Data Levels for C _{OL} = 10pF and one TTL Load




FIGURE 3. SCAN COUNTER & DECODER OUTPUTS TIMING DIAGRAM




FIGURE 4. COUNTER TIMING DIAGRAM




FIGURE 5. ILLUSTRATION OF A 3 DEVICE CASCADE




FIGURE 6. TIMING DIAGRAM FOR THE 3 DRIVER CASCADE





FIGURE 7. SYNCHRONIZING INHIBIT WITH COUNT PULSES FOR LS7060



NOTE: Count A may only change during positive portion of Count Pulses (Alt Count A) when Count A is used as an inhibit.

FIGURE 8. SYNCHRONIZING INHIBIT WITH COUNT PULSES FOR COUNTER A FOR LS7062

FIGURE 9A. LS7060 BLOCK DIAGRAM

The diagram illustrates the internal architecture of the LS7060. It features a central **5 STATE STATIC SCAN COUNTER AND DECODER** which receives inputs from **ENABLE** (pin 11), **SCAN** (pin 10), and **SCAN RESET/LOAD** (pin 12). This counter produces five state signals: **ST1**, **ST2**, **ST3**, **ST4**, and **ST5**. **ST5** is inverted to provide a **CASCADE ENABLE** signal (pin 8). **ST1** through **ST4** are used to enable one of four **MUX GATE** blocks and to load four **8 BIT LATCH** blocks. Each latch is loaded from an **8 BIT BINARY COUNTER** (pins B0-B7). The counters are clocked by **COUNT** (pin 1) and **ALT COUNT** (pin 2), with the latter being inverted. The outputs of the latches are multiplexed into an **8 BIT MUX BUS**, which then feeds into the **THREE STATE OUTPUT DRIVERS** (pins B0-B7). These drivers are also enabled by **ST5** and **ST4**. The output data is labeled **DATA OUT** with **LSB** and **MSB** indicators. Other pins include **VDD** (18, +V), **VSS** (9, -V), **TEST COUNT** (pin 13), and **RESET** (pin 7).

FIGURE 9B. LS7062 BLOCK DIAGRAM

The diagram illustrates the internal structure of the LS7062, a 74LS163-compatible 8-bit counter with scan capability. Key components and connections include:

- Power and Control Inputs:** V_{DD} (pin 18) to +V, V_{SS} (pin 9) to -V, ENABLE (pin 11), SCAN (pin 10), and SCAN RESET/LOAD (pin 12).
- 5 STATE STATIC SCAN COUNTER AND DECODER:** Receives ENABLE, SCAN, and SCAN RESET/LOAD. It generates state signals ST1 through ST5. ST5 is used for cascading (pin 8) and as an ENABLE signal for the output drivers.
- Counters and Latches:** Four 8-bit binary counters (B0-B7) and four 8-bit latches (LOAD) are present. The first counter is loaded by COUNT A (pin 1) and its output is connected to the first latch. The other three counters are loaded by COUNT B (pin 13) and their outputs are connected to the other three latches.
- Multiplexers:** Four 8-bit multiplexers (MUX GATE) are used to select between the counter outputs and the scan bus. They are controlled by ST1, ST2, ST3, and ST4.
- Output Drivers:** The outputs of the four latches are connected to an 8-bit data bus, which is then connected to three-state output drivers (EN) to provide the 8-bit data output (pins 14-17).
- Other Inputs:** COUNT A (pin 1), COUNT B (pin 13), and RESET (pin 7) are also shown.