SCAS104 - MARCH 1990 - REVISED APRIL 1993

- Contains Four Flip-Flops with Double-Rail Outputs
- Clock Enable Latched to Avoid False Clocking
- Applications Include: Buffer/Storage Registers, Shift Registers, Pattern Generators
- Flow-Through Architecture Optimizes PCB Layout
- Center-Pin V_{CC} and GND Pin Configurations Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1-µm Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline Packages and Standard Plastic 300-mil DIPs

(TOP VIEW) 20 1 1Q 1Q 19 CLKEN 2Q [2 2Q [3 18**∏** 1D GND 4 17 2D 16 V_{CC} GND ∏ 5 GND 6 15 V_{CC} GND II 7 14 3D 13**∏** 4D 3Q [] 8 3Q 🛛 9 12 CLK 4Q 🛮 10 11 4Q

DW OR N PACKAGE

description

These circuits are positive-edge-triggered D-type flip-flops with a clock-enable input.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse if the clock-enable input (CLKEN) is low. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the data (D) input signal has no effect at the output. The circuits are designed to prevent false clocking by transitions at the clock-enable (CLKEN) input.

The 74AC11379 is characterized for operation from -40° C to 85° C.


FUNCTION TABLE (each flip-flop)

IN	OUT	PUTS		
CLKEN	CLK	LK D Q		
Н	Х	Χ	Q ₀	\overline{Q}_0
L	\uparrow	Н	Н	L
L	\uparrow	L	L	Н
Х	L	Χ	Q ₀	\overline{Q}_0

EPIC is a trademark of Texas Instruments Incorporated.


SCAS104 - MARCH 1990 - REVISED APRIL 1993

logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage range, V _{CC}	$-0.5\ V$ to 7 V
Input voltage range, V _I (see Note 1)	\dots -0.5 V to V _{CC} + 0.5 V
Output voltage range, VO (see Note 1)	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$)	±20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±50 mA
Continuous output current, I_O ($V_O = 0$ to V_{CC})	±50 mA
Continuous current through V _{CC} or GND pins	±150 mA
Storage temperature range	65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		3	5	5.5	V
		V _{CC} = 3 V	2.1			
VIH VIL VI VO IOH	High-level input voltage	V _{CC} = 4.5 V	3.15			V
		V _{CC} = 5.5 V	3.85			
		V _{CC} = 3 V			0.9	
V _{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$			1.35	V
		V _{CC} = 5.5 V			1.65	
٧ _I	Input voltage		0		VCC	V
٧o	Output voltage		0		Vcc	V
		V _{CC} = 3 V			-4	
VIH VIL VI VO IOH	High-level output current	V _{CC} = 4.5 V			-24	mA
		V _{CC} = 5.5 V			-24	
		V _{CC} = 3 V			12	
lOL	Low-level output current	V _{CC} = 4.5 V	T		24	mA
		V _{CC} = 5.5 V			24	
Δt/Δν	Input transition rise or fall rate		0		10	ns/V
TA	Operating free-air temperature		-40		85	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS	V	TA = 25°C		= 25°C	MINI	MAV	UNIT
PARAMETER	TEST CONDITIONS	VCC	MIN	TYP	MAX	MIN	WAX	UNII
		3 V	2.9			2.9	2.9 4.4 5.4 2.48 3.8 4.8	
	$I_{OH} = -50 \mu A$	4.5 V	4.4			4.4		
		5.5 V	5.4			5.4		
Voн	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		V
		4.5 V	3.94			2.9 4.4 5.4 2.48 3.8 4.8 3.85 0.1 0.1 0.1 0.44 0.44 1.65 ±1		
	$I_{OL} = -24 \text{ mA}$	5.5 V	4.94			4.8		
	$I_{OH} = -75 \text{ mA}^{\dagger}$	5.5 V				3.85	0.1 0.1 0.44 0.44 0.44 1.65 ±1	
		3 V			0.1		0.1	
	$I_{OL} = 50 \mu\text{A}$	4.5 V			0.1		0.1 0.1 0.1 0.44 0.44 1.65 ±1	
		5.5 V			0.1			
VOL	I_{OL} = 12 mA	3 V			0.36			V
	Jan. 24 mA	4.5 V			0.36			
	V_{OL} $I_{OL} = 12 \text{ mA}$ 3 V 0.36 $I_{OL} = 24 \text{ mA}$ $\frac{4.5 \text{ V}}{5.5 \text{ V}}$ 0.36		0.44					
	$I_{OL} = 75 \text{ mA}^{\dagger}$	5.5 V					1.65	
ΙĮ	V _I = V _{CC} or GND	5.5 V			±0.1		±1	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			8		80	μΑ
Ci	V _I = V _{CC} or GND	5 V		4				pF

[†] Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.



SCAS104 - MARCH 1990 - REVISED APRIL 1993

timing requirements over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C MIN MAX 0 90 5.5 7.5 4.5 0	T _A = 25°C MIN MA		MAX	UNIT
				IVIIIV	IVIAA	UNIT	
fclock	Clock frequency		0	90	0	90	MHz
t _W	Pulse duration	CLK high or low	5.5		5.5		ns
	Octure tiese haters OLKT	Data	7.5		7.5		
^l su	Setup time, before CLKT	CLKEN high or low	4.5		4.5		ns
t _{su}	Hold time, after CLK↑	Data	0		0		
		CLKEN inactive or active	0		0		ns

timing requirements over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

			T _A = 25°C MIN MAX 0 100 5 5 0	25°C	C MIN		UNIT
				MAX	IVIIIV	MAX	UNIT
fclock	Clock frequency		0	100	0	100	MHz
t _W	Pulse duration	CLK high or low	5		5		ns
	Catura time hafara CLIVA	Data	5		5		T
t _{su}	Setup time, before CLK↑	CLKEN high or low	3		3		ns
_	Hold time, after CLK↑	Data	0		0		ne
^t h	Hold time, after OLIVI	CLKEN inactive or active	0	·	0		ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			MIN	MAX	UNIT
	(INPUT)		MIN	TYP	MAX	IVIIIN	WAX	UNII
f _{max}			90	115		90		MHz
t _{PLH}	CLK	Any Q or Q	1.8	6.7	8.4	1.8	9.9	no
t _{PHL}		Any Q or Q	3	9.5	13	3	14	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	TO (OUTPUT)	T _A = 25°C			MIN	MAX	UNIT
	(INPUT)		MIN	TYP	MAX	I	IVIAA	UNIT
f _{max}			100	130		100		MHz
t _{PLH}	CLK	Any Q or Q	1.5	4.3	6	1.5	6.7	no
^t PHL		Any Q or Q	2.6	6.2	9.1	2.6	10.3	ns

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS T		UNIT
C _{pd}	Power dissipation capacitance	$C_L = 50 \text{ pF}, \qquad f = 1 \text{ MHz}$	38	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \ \Omega$, $t_f \leq 2.5 \ ns$, $t_f \leq 2.5 \ ns$.
- C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated