



Ultralow-Noise, High PSRR, Fast, RF, 1A Low-Dropout Linear Regulators

FEATURES


- 1A Low-Dropout Regulator With Enable
- Available in Fixed and Adjustable (1.2V to 5.5V) Versions
- High PSRR (53dB at 10kHz)
- Ultralow-Noise ($40\mu\text{V}_{\text{RMS}}$, TPS79630)
- Fast Start-Up Time (50 μs)
- Stable With a 1 μF Ceramic Capacitor
- Excellent Load/Line Transient Response
- Very Low Dropout Voltage (250mV at Full Load, TPS79630)
- 3 x 3 SON PowerPAD™, SOT223-6, and DPAK-5 Packages

APPLICATIONS


- RF: VCOs, Receivers, ADCs
- Audio
- Bluetooth™, Wireless LAN
- Cellular and Cordless Telephones
- Handheld Organizers, PDAs

DESCRIPTION


The TPS796xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in small outline, 3 x 3 SON, SOT223-6, and DPAK-5 packages. Each device in the family is stable with a small 1 μF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 250mV at 1A). Each device achieves fast start-up times (approximately 50 μs with a 0.001 μF bypass capacitor) while consuming very low quiescent current (265 μA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1 μA . The TPS79630 exhibits approximately 40 μV_{RMS} of output voltage noise at 3.0V output, with a 0.1 μF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR, low noise features, and the fast response time.



TPS79630
RIPPLE REJECTION
VS
FREQUENCY



TPS79630
OUTPUT SPECTRAL NOISE DENSITY
VS
FREQUENCY



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Inc.

Bluetooth is a trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2002–2013, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

PRODUCT	V _{OUT} ⁽²⁾
TPS796xx yyy z	XX is nominal output voltage (for example, 28 = 2.8V, 01 = Adjustable). YYY is package designator. Z is package quantity.

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Output voltages from 1.3V to 4.9V in 100mV increments are available; minimum order quantities may apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating temperature range (unless otherwise noted).

	UNIT
V _{IN} range	–0.3V to 6V
V _{EN} range	–0.3V to V _{IN} + 0.3V
V _{OUT} range	6V
Peak output current	Internally limited
ESD rating, HBM	2kV
ESD rating, CDM	500V
Continuous total power dissipation	See Thermal Information Table
Junction temperature range, T _J	–40°C to +150°C
Storage temperature range, T _{stg}	–65°C to +150°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾⁽²⁾		TPS796xx ⁽³⁾			UNITS
		DRB	DCQ	KTT	
		8 PINS	6 PINS	5 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽⁴⁾	47.8	70.4	25	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽⁵⁾	83	70	35	
θ_{JB}	Junction-to-board thermal resistance ⁽⁶⁾	N/A	N/A	N/A	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁷⁾	2.1	6.8	1.5	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁸⁾	17.8	30.1	8.52	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁹⁾	12.1	6.3	0.4	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953A](#).
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).
- (3) Thermal data for the DRB, DCQ, and DRV packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
 - (a) i. DRB: The exposed pad is connected to the PCB ground layer through a 2x2 thermal via array.
 - ii. DCQ: The exposed pad is connected to the PCB ground layer through a 3x2 thermal via array.
 - iii. KTT: The exposed pad is connected to the PCB ground layer through a 5x4 thermal via array.
 - (b) i. DRB: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
 - ii. DCQ: Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
 - iii. KTT: The top and bottom copper layers are assumed to have a 20% thermal conductivity of copper representing a 20% copper coverage.
 - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in x 3in copper area. To understand the effects of the copper area on thermal performance, see the [Power Dissipation](#) and [Estimating Junction Temperature](#) sections of this data sheet.
- (4) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (5) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the top of the package. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (6) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (7) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ_{JA} using a procedure described in JESD51-2a (sections 6 and 7).
- (8) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data to obtain θ_{JA} using a procedure described in JESD51-2a (sections 6 and 7).
- (9) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

Over recommended operating temperature range ($T_J = -40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$), $V_{EN} = V_{IN}$, $V_{IN} = V_{OUT(nom)} + 1\text{ V}^{(1)}$, $I_{OUT} = 1\text{ mA}$, $C_{OUT} = 10\mu\text{F}$, and $C_{NR} = 0.01\mu\text{F}$, unless otherwise noted. Typical values are at $+25^{\circ}\text{C}$.

PARAMETER			TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IN} Input voltage ⁽¹⁾					2.7		5.5	V
V _{FB} Internal reference (TPS79601)					1.200	1.225	1.250	V
I _{OUT} Continuous output current					0		1	A
Output voltage	Output voltage range	TPS79601			1.225		5.5 – V _{DD}	V
	Accuracy	TPS79601 ⁽²⁾	0μA ≤ I _{OUT} ≤ 1A, V _{OUT} + 1V ≤ V _{IN} ≤ 5.5V ⁽¹⁾		0.98V _{OUT}	V _{OUT}	1.02V _{OUT}	V
		Fixed V _{OUT} < 5V	0μA ≤ I _{OUT} ≤ 1A, V _{OUT} + 1V ≤ V _{IN} ≤ 5.5V ⁽¹⁾		–2.0		+2.0	%
		Fixed V _{OUT} = 5V	0μA ≤ I _{OUT} ≤ 1A, V _{OUT} + 1V ≤ V _{IN} ≤ 5.5V ⁽¹⁾		–3.0		+3.0	%
Output voltage line regulation (ΔV _{OUT} %/V _{IN}) ⁽¹⁾			V _{OUT} + 1V ≤ V _{IN} ≤ 5.5V			0.05	0.12	%/V
Load regulation (ΔV _{OUT} %/ΔI _{OUT})			0μA ≤ I _{OUT} ≤ 1A			5		mV
Dropout voltage ⁽³⁾ (V _{IN} = V _{OUT (nom)} – 0.1V)		TPS79628	I _{OUT} = 1A			270	365	mV
		TPS79628DRB	I _{OUT} = 250mA			52	90	
		TPS79630	I _{OUT} = 1A			250	345	
		TPS79633	I _{OUT} = 1A			220	325	
		TPS79650	I _{OUT} = 1A			200	300	
Output current limit			V _{OUT} = 0V			2.4	4.2	A
Ground pin current			0μA ≤ I _{OUT} ≤ 1A			265	385	μA
Shutdown current ⁽⁴⁾			V _{EN} = 0V, 2.7V ≤ V _{IN} ≤ 5.5V			0.07	1	μA
FB pin current			V _{FB} = 1.225V				1	μA
Power-supply ripple rejection		TPS79630	f = 100Hz, I _{OUT} = 10mA			59		dB
			f = 100Hz, I _{OUT} = 1A			54		
			f = 10kHz, I _{OUT} = 1A			53		
			f = 100kHz, I _{OUT} = 1A			42		
Output noise voltage (TPS79630)			BW = 100Hz to 100kHz, I _{OUT} = 1A	C _{NR} = 0.001μF		54		μV _{RMS}
				C _{NR} = 0.0047μF		46		
				C _{NR} = 0.01μF		41		
				C _{NR} = 0.1μF		40		
Time, start-up (TPS79630)			R _L = 3Ω, C _{OUT} = 1μF	C _{NR} = 0.001μF		50		μs
				C _{NR} = 0.0047μF		75		
				C _{NR} = 0.01μF		110		
EN pin current			V _{EN} = 0V			–1	1	μA
UVLO threshold			V _{CC} rising			2.25	2.65	V
UVLO hysteresis						100		mV
High-level enable input voltage			2.7V ≤ V _{IN} ≤ 5.5V			1.7	V _{IN}	V
Low-level enable input voltage			2.7V ≤ V _{IN} ≤ 5.5V			0	0.7	V


(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7 V , whichever is greater. TPS79650 is tested at $V_{IN} = 5.5\text{ V}$.

(2) Tolerance of external resistors not included in this specification.

(3) V_{DO} is not measured for TPS79618 and TPS79625 because minimum $V_{IN} = 2.7\text{ V}$.

(4) For adjustable version, this applies only after V_{IN} is applied; then V_{EN} transitions high to low.

FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION



FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION




Table 1. Terminal Functions

TERMINAL			DESCRIPTION
NAME	SOT223 (DCQ) DDPAK (KTT)	SON (DRB)	
NR	5	5	Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This improves power-supply rejection and reduces output noise.
FB	5	5	This terminal is the feedback input voltage for the adjustable device.
EN	1	8	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
GND	3, Tab	6, PowerPAD	Regulator ground
IN	2	1, 2	Unregulated input to the device.
OUT	4	3, 4	Output of the regulator.

TYPICAL CHARACTERISTICS




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.




Figure 9.

TYPICAL CHARACTERISTICS (continued)

**TPS79630
RIPPLE REJECTION
VS
FREQUENCY**




Figure 10.

**TPS79630
RIPPLE REJECTION
VS
FREQUENCY**




Figure 11.

START-UP TIME




Figure 12.

**TPS79618
LINE TRANSIENT RESPONSE**




Figure 13.

**TPS79630
LINE TRANSIENT RESPONSE**




Figure 14.

**TPS79628
LOAD TRANSIENT RESPONSE**




Figure 15.

**TPS79625
POWER UP/POWER DOWN**




Figure 16.

**TPS79630
DROPOUT VOLTAGE
VS
OUTPUT CURRENT**




Figure 17.

**TPS79601
DROPOUT VOLTAGE
VS
INPUT VOLTAGE**




Figure 18.

TYPICAL CHARACTERISTICS (continued)

TPS79630
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE
(ESR)
vs
OUTPUT CURRENT




Figure 19.

TPS79630
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE
(ESR)
vs
OUTPUT CURRENT




Figure 20.

TPS79630
TYPICAL REGIONS OF STABILITY
EQUIVALENT SERIES RESISTANCE
(ESR)
vs
OUTPUT CURRENT




Figure 21.

APPLICATION INFORMATION

The TPS796xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265µA typically), and enable input to reduce supply currents to less than 1µA when the regulator is turned off.

A typical application circuit is shown in [Figure 22](#).




Figure 22. Typical Application Circuit

External Capacitor Requirements

Although not required, it is good analog design practice to place a 0.1µF to 2.2µF capacitor near the input of the regulator to counteract reactive input sources. A 2.2µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS796xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like most low dropout regulators, the TPS796xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is 1µF. Any 1µF or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS796xx has an NR pin which is connected to the voltage reference through a 250kΩ internal resistor. The 250kΩ internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than 0.1µF in order to ensure that it is fully charged during the quickstart time provided by the internal switch shown in the functional block diagram.

For example, the TPS79630 exhibits 40µV_{RMS} of output voltage noise using a 0.1µF ceramic bypass capacitor and a 10µF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250kΩ resistor and external capacitor.

Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT}, with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

Regulator Mounting

The tab of the SOT223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in an application bulletin *Solder Pad Recommendations for Surface-Mount Devices*, literature number [AB-132](#), available for download from the TI web site (www.ti.com).

Programming the TPS79601 Adjustable LDO Regulator

The output voltage of the TPS79601 adjustable regulator is programmed using an external resistor divider (see [Figure 23](#)). The output voltage is calculated using [Equation 1](#):

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right) \quad (1)$$

where:

- V_{REF} = 1.2246V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40µA divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error.

The recommended design procedure is to choose $R2 = 30.1\text{k}\Omega$ to set the divider current at $40\mu\text{A}$, $C1 = 15\text{pF}$ for stability, and then calculate $R1$ using Equation 2:

$$R1 = \left(\frac{V_{\text{OUT}}}{V_{\text{REF}}} - 1 \right) \times R2 \quad (2)$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. The approximate value of this capacitor can be calculated as Equation 3:

$$C1 = \frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)} \quad (3)$$

The suggested value of this capacitor for several resistor ratios is shown in the table in Figure 23. If this capacitor is not used (such as in a unity-gain configuration) then the minimum recommended output capacitor is $2.2\mu\text{F}$ instead of $1\mu\text{F}$.

Regulator Protection

The TPS796xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS796xx features internal current limiting and thermal protection. During normal operation, the TPS796xx limits output current to approximately 2.8A . When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately $+165^\circ\text{C}$, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately $+140^\circ\text{C}$, regulator operation resumes.




Figure 23. TPS79601 Adjustable LDO Regulator Programming

THERMAL INFORMATION

POWER DISSIPATION

Knowing the device power dissipation and proper sizing of the thermal plane that is connected to the tab or pad is critical to avoiding thermal shutdown and ensuring reliable operation.

Power dissipation of the device depends on input voltage and load conditions and can be calculated using [Equation 4](#):


$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (4)$$

Power dissipation can be minimized and greater efficiency can be achieved by using the lowest possible input voltage necessary to achieve the required output voltage regulation.

On the SON (DRB) package, the primary conduction path for heat is through the exposed pad to the printed circuit board (PCB). The pad can be connected to ground or be left floating; however, it should be attached to an appropriate amount of copper PCB area to ensure the device does not overheat. On both SOT-223 (DCQ) and DPAK (KTT) packages, the primary conduction path for heat is through the tab to the PCB. That tab should be connected to ground. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device and can be calculated using [Equation 5](#):

$$R_{\theta JA} = \frac{(+125^{\circ}\text{C} - T_A)}{P_D} \quad (5)$$

Knowing the maximum $R_{\theta JA}$, the minimum amount of PCB copper area needed for appropriate heatsinking can be estimated using [Figure 24](#).



Note: θ_{JA} value at board size of 9in² (that is, 3in x 3in) is a JEDEC standard.

Figure 24. θ_{JA} vs Board Size

[Figure 24](#) shows the variation of θ_{JA} as a function of ground plane copper area in the board. It is intended only as a guideline to demonstrate the effects of heat spreading in the ground plane and should not be used to estimate actual thermal performance in real application environments.

NOTE: When the device is mounted on an application PCB, it is strongly recommended to use Ψ_{JT} and Ψ_{JB} , as explained in the [Estimating Junction Temperature](#) section.

ESTIMATING JUNCTION TEMPERATURE

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , as shown in the [Thermal Information](#) table, the junction temperature can be estimated with corresponding formulas (given in [Equation 6](#)). For backwards compatibility, an older $\theta_{JC,Top}$ parameter is listed as well.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D \quad (6)$$

Where P_D is the power dissipation shown by [Equation 5](#), T_T is the temperature at the center-top of the IC package, and T_B is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (as [Figure 26](#) shows).

NOTE: Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note [SBVA025, Using New Thermal Metrics](#), available for download at www.ti.com.

By looking at [Figure 25](#), the new thermal metrics (Ψ_{JT} and Ψ_{JB}) have very little dependency on board size. That is, using Ψ_{JT} or Ψ_{JB} with [Equation 6](#) is a good way to estimate T_J by simply measuring T_T or T_B , regardless of the application board size.





Figure 25. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC(top)}$ to determine thermal characteristics, refer to application report [SBVA025, Using New Thermal Metrics](#), available for download at www.ti.com. For further information, refer to application report [SPRA953, IC Package Thermal Metrics](#), also available on the TI website.



- (1) T_T is measured at the center of both the X- and Y-dimensional axes.
- (2) T_B is measured **below** the package lead on the PCB surface.

Figure 26. Measuring Points for T_T and T_B

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision N (January 2011) to Revision O	Page
<ul style="list-style-type: none"> Changed Power-Supply Ripple Rejection 3rd test condition from "f = 10Hz" to "f = 10kHz" (typo) Changed Power-Supply Ripple Rejection 4th test condition from "f = 100Hz" to "f = 100kHz" (typo) 	4 4
Changes from Revision M (October 2010) to Revision N	Page
<ul style="list-style-type: none"> Corrected typo in front-page figure 	1
Changes from Revision L (August 2010) to Revision M	Page
<ul style="list-style-type: none"> Corrected typo in Figure 26 	12

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79601DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DCQRG4	ACTIVE	SOT-223	DCQ	6		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79601	Samples
TPS79601DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	CES	Samples
TPS79601KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79601KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79601KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79601KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79601KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79601	Samples
TPS79613DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCT	Samples
TPS79613DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	CCT	Samples
TPS79618DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79618	Samples
TPS79618DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79618DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79618	Samples
TPS79618DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79618	Samples
TPS79618KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79618KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79618	Samples
TPS79618KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79618	Samples
TPS79618KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79618	Samples
TPS79618KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79618	Samples
TPS79625DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79625	Samples
TPS79625DCQG4	ACTIVE	SOT-223	DCQ	6		TBD	Call TI	Call TI	-40 to 125		Samples
TPS79625DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79625	Samples
TPS79625DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79625	Samples
TPS79625KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79625KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79625	Samples
TPS79625KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79625	Samples
TPS79625KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79625	Samples
TPS79625KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79625	Samples
TPS79628DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79628	Samples
TPS79628DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79628	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79628DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMI	Samples
TPS79628DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	AMI	Samples
TPS79628KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79628KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79628	Samples
TPS79630DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79630	Samples
TPS79630DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79630	Samples
TPS79630DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79630	Samples
TPS79630KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79630KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79630	Samples
TPS79630KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79630	Samples
TPS79630KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79630	Samples
TPS79630KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79630	Samples
TPS79633DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79633	Samples
TPS79633KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI	-40 to 125		
TPS79633KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR		TPS 79633	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS79633KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79633	Samples
TPS79633KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79633	Samples
TPS79633KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 125	TPS 79633	Samples
TPS79650DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79650	Samples
TPS79650DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79650	Samples
TPS79650DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	PS79650	Samples
TPS79650DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BYZ	Samples
TPS79650DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BYZ	Samples
TPS79650DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	BYZ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS79633 :

- Automotive: [TPS79633-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79601DCQRG4	SOT-223	DCQ	6	0	330.0	12.4	7.05	7.45	1.88	8.0	12.0	Q3
TPS79601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79601KTTR	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79601KTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79613DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79613DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79618DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.05	7.45	1.88	8.0	12.0	Q3
TPS79618KTTR	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79618KTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79625DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.05	7.45	1.88	8.0	12.0	Q3
TPS79625KTTR	DDPAK/TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79625KTTT	DDPAK/TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79628DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79628DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79628DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79628KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79630DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79630KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79630KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79633DCQRG4	SOT-223	DCQ	6	2500	330.0	12.4	7.05	7.45	1.88	8.0	12.0	Q3
TPS79633KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79633KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79650DCQR	SOT-223	DCQ	6	2500	330.0	12.4	7.1	7.45	1.88	8.0	12.0	Q3
TPS79650DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79650DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79601DCQRG4	SOT-223	DCQ	6	0	358.0	335.0	35.0


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79601DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79601DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS79601KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79601KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79613DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79613DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS79618DCQRG4	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79618KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79618KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79625DCQRG4	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79625KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79625KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79628DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79628DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79628DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS79628KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79630DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79630KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79630KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79633DCQRG4	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79633KTTR	DDPAK/TO-263	KTT	5	500	367.0	367.0	45.0
TPS79633KTTT	DDPAK/TO-263	KTT	5	50	367.0	367.0	45.0
TPS79650DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79650DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS79650DRBT	SON	DRB	8	250	210.0	185.0	35.0



- NOTES:
- | | |
|--|--|
| A. All linear dimensions are in inches (millimeters). | F. Lead width and thickness dimensions apply to solder plated leads. |
| B. This drawing is subject to change without notice. | G. Interlead flash allow 0.008 inch max. |
| C. Controlling dimension in inches. | H. Gate burr/protrusion max. 0.006 inch. |
| D. Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body. | I. Datums A and B are to be determined at Datum H. |
| E. Lead width dimension does not include dambar protrusion. | |

DCQ (R-PDSO-G6)


PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-SM-782 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
 - Please refer to the product data sheet for specific via and thermal dissipation requirements.

DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD



Bottom View

4203482-2/K 06/12

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.
 - Small Outline No-Lead (SON) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

DRB (S-PVSON-N8)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206340-3/0 02/14

NOTE: All linear dimensions are in millimeters

DRB (S-PVSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




4207048-3/K 02/14

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for solder mask tolerances.

KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE




4200577-4/G 01/13

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC TO-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.

KTT (R-PSFM-G5)

PLASTIC FLANGE-MOUNT PACKAGE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-SM-782 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
 - This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com