# **BLF8G22LS-200V**; **BLF8G22LS-200GV**

**Power LDMOS transistor** 

Rev. 2 — 10 December 2012

**Product data sheet** 

# 1. Product profile

#### 1.1 General description

200 W LDMOS power transistor with improved video bandwidth for base station applications at frequencies from 2110 MHz to 2170 MHz.

#### Table 1. Typical performance

Typical RF performance at  $T_{case} = 25$  °C in a common source class-AB production test circuit, tested on straight lead device.

Test signal	f	$I_{Dq}$	$V_{\text{DS}}$	$P_{L(AV)}$	$G_p$	$\eta_{\text{D}}$	ACPR <sub>5M</sub>
	(MHz)	(mA)	(V)	(W)	(dB)	(%)	(dBc)
2-carrier W-CDMA	2110 to 2170	2000	28	55	19.0	29	-30 <u>[1]</u>

<sup>[1] 3</sup>GPP test model 1; 64 DPCH; PAR = 8.4 dB at 0.01 % probability on CCDF; 5 MHz carrier spacing.

#### 1.2 Features and benefits

- Excellent ruggedness
- High efficiency
- Low R<sub>th</sub> providing excellent thermal stability
- Designed for broadband operation
- Decoupling leads to enable improved video bandwidth (80 MHz typical)
- Lower output capacitance for improved performance in Doherty applications
- Designed for low memory effects providing excellent pre-distortability
- Internally matched for ease of use
- Integrated ESD protection
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

## 1.3 Applications

RF power amplifiers for base stations and multi carrier applications in the 2110 MHz to 2170 MHz frequency range



# 2. Pinning information

Table 2. Pinning

Pin	Description	Simplified outline Graphic symbo
BLF8G2	2LS-200V (SOT1244B)	
1	drain	
2	gate	4 1 5 1 6.7 → 1 → 4
3	source	[1] 6,7 -
4	video lead	3 3
5	video lead	aaa-0036
6	n.c.	
7	n.c.	6 2 7
BLF8G2	2LS-200GV (SOT1244C)	
1	drain	
2	gate	4 1 5 1 67-1-4
3	source	6,7 -
4	video lead	
5	video lead	aaa-0036
6	n.c.	6 2   7 3
7	n.c.	

<sup>[1]</sup> Connected to flange.

# 3. Ordering information

Table 3. Ordering information

Type number	Packag	ackage			
	Name	Description	Version		
BLF8G22LS-200V	-	earless flanged ceramic package; 6 leads	SOT1244B		
BLF8G22LS-200GV	-	earless flanged ceramic package; 6 leads	SOT1244C		

# 4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
$V_{DS}$	drain-source voltage		-	65	V
$V_{GS}$	gate-source voltage		-0.5	+13	V
T <sub>stg</sub>	storage temperature		-65	+150	°C
Tj	junction temperature		-	225	°C

## 5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-c)}$	thermal resistance from junction to case	$T_{case}$ = 80 °C; $P_L$ = 45 W	0.26	K/W

### 6. Characteristics

Table 6. DC characteristics

 $T_i = 25$  °C; per section unless otherwise specified.

.,	, , ,					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS} \\$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 3.3 \text{ mA}$	65	-	-	V
V <sub>GS(th)</sub>	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_D = 330 \text{ mA}$	1.5	1.8	2.3	V
I <sub>DSS</sub>	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$	-	-	4.2	μΑ
I <sub>DSX</sub>	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	-	62.4	-	Α
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	420	nΑ
9 <sub>fs</sub>	forward transconductance	$V_{DS} = 10 \text{ V}; I_D = 330 \text{ mA}$	-	2.85	-	S
R <sub>DS(on)</sub>	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 11.55 \text{ A}$	-	0.05	-	Ω

#### Table 7. RF characteristics

Test signal: 2-carrier W-CDMA; PAR = 8.4 dB at 0.01 % probability on the CCDF; 3GPP test model 1; 1-64 DPCH;  $f_1$  = 2112.5 MHz;  $f_2$  = 2117.5 MHz;  $f_3$  = 2162.5 MHz;  $f_4$  = 2167.5 MHz; RF performance at  $V_{DS}$  = 28 V;  $I_{Dq}$  = 2000 mA;  $T_{case}$  = 25 °C; unless otherwise specified; in a class-AB production test circuit, tested on straight lead device.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$G_p$	power gain	$P_{L(AV)} = 55 \text{ W}$	17.8	19.0	-	dB
RLin	input return loss	$P_{L(AV)} = 55 \text{ W}$	-	-13	-7	dB
$\eta_{D}$	drain efficiency	$P_{L(AV)} = 55 \text{ W}$	26	29	-	%
ACPR <sub>5M</sub>	adjacent channel power ratio (5 MHz)	$P_{L(AV)} = 55 \text{ W}$	-	-30	-26	dBc

## 7. Test information

## 7.1 Ruggedness in class-AB operation


The BLF8G22LS-200V and BLF8G22LS-200GV are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions:  $V_{DS} = 28 \text{ V}$ ;  $I_{Dq} = 2000 \text{ mA}$ ;  $P_L = 200 \text{ W}$  (CW); f = 2110 MHz.

# 7.2 Impedance information

Table 8. Typical impedance information

 $I_{Dq}$  = 2000 mA; main transistor  $V_{DS}$  = 28 V.  $Z_{S}$  and  $Z_{L}$  defined in <u>Figure 1</u>.

f	Z <sub>S</sub>	Z <sub>L</sub>
(MHz)	(Ω)	(Ω)
BLF8G22LS-200V		
2110	0.84 – j4.17	2.07 – j2.39
2140	0.95 – j4.43	2.23 – j2.41
2170	1.12 – j5.68	2.53 – j2.40
BLF8G22LS-200GV		
2110	0.77 – j6.22	2.00 – j4.20
2140	0.80 - j6.34	2.33 – j4.00
2170	1.00 – j6.61	2.55 – j4.00



#### 7.3 Test circuit





Table 9. List of components

For test circuit, see Figure 2.

Component	Description	Value	Remarks
C1, C4, C7, C11, C14	multilayer ceramic chip capacitor	8.2 pF	ATC100B; vertically mounted
C2	multilayer ceramic chip capacitor	1 μF	Murata
C3, C5, C16	multilayer ceramic chip capacitor	100 nF	Murata
C8, C13	multilayer ceramic chip capacitor	220 nF, 50 V	Murata
C6, C9, C12, C15	multilayer ceramic chip capacitor	$4.7~\mu\text{F},50~\text{V}$	Murata
C10	electrolytic capacitor	>470 μF, 50 V	low ESR
R1	resistor	2.2 Ω	SMD 0805; tolerance = 1 %
R2, R3	resistor	0 Ω	SMD 0805

# 7.4 Graphs


## 7.4.1 Pulsed CW



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 2000 mA;  $t_p$  = 100  $\mu$ s;  $\delta$  = 10 %.

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz

Fig 3. Power gain as a function of output power; typical values




 $V_{DS}$  = 28 V;  $I_{Dq}$  = 2000 mA;  $t_p$  = 100  $\mu$ s;  $\delta$  = 10 %.

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz

Fig 4. Drain efficiency as a function of output power; typical values


#### 7.4.2 IS-95



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz


Fig 5. Power gain as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz


Fig 6. Drain efficiency as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz


Fig 7. Adjacent channel power ratio (885 kHz) as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz


Fig 8. Adjacent channel power ratio (1980 kHz) as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz

Fig 9. Peak-to-average power ratio as a function of average output power; typical values




 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2110 MHz
- (2) f = 2140 MHz
- (3) f = 2170 MHz

Fig 10. Peak output power as a function of average output power; typical values


#### 7.4.3 1-Carrier W-CDMA



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2112.5 MHz
- (2) f = 2140 MHz
- (3) f = 2167.5 MHz


Fig 11. Power gain as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2112.5 MHz
- (2) f = 2140 MHz
- (3) f = 2167.5 MHz


Fig 12. Drain efficiency as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2112.5 MHz
- (2) f = 2140 MHz
- (3) f = 2167.5 MHz

Fig 13. Peak-to-average power ratio as a function of average output power; typical values




 $V_{DS} = 28 \text{ V}; I_{Dq} = 2000 \text{ mA}.$ 

- (1) f = 2112.5 MHz
- (2) f = 2140 MHz
- (3) f = 2167.5 MHz

Fig 14. Input return loss as a function of average output power; typical values


#### 7.4.4 2-Carrier W-CDMA



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 2000 mA; 5 MHz carrier spacing.

- (1) f = 2115 MHz
- (2) f = 2140 MHz
- (3) f = 2165 MHz


Fig 15. Power gain as a function of average output power; typical values



 $V_{DS} = 28 \text{ V}$ ;  $I_{Dq} = 2000 \text{ mA}$ ; 5 MHz carrier spacing.

- (1) f = 2115 MHz
- (2) f = 2140 MHz
- (3) f = 2165 MHz


Fig 16. Drain efficiency as a function of average output power; typical values



 $V_{DS}$  = 28 V;  $I_{Dq}$  = 2000 mA; 5 MHz carrier spacing.

- (1) f = 2115 MHz
- (2) f = 2140 MHz
- (3) f = 2165 MHz

Fig 17. Adjacent channel power ratio (5 MHz) as a function of average output power; typical values




 $V_{DS}$  = 28 V;  $I_{Dq}$  = 2000 mA; 5 MHz carrier spacing.

- (1) f = 2115 MHz
- (2) f = 2140 MHz
- (3) f = 2165 MHz

Fig 18. Adjacent channel power ratio (10 MHz) as a function of average output power; typical values

#### 7.4.5 2-Tone VBW



# 8. Package outline




Fig 20. Package outline SOT1244B

BLF8G22LS-200V\_8G22LS-200GV

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.




Fig 21. Package outline SOT1244C

# 9. Handling information

#### CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

## 10. Abbreviations

Table 10. Abbreviations

Acronym I	Description
3GPP :	3rd Generation Partnership Project
CCDF	Complementary Cumulative Distribution Function
CW	Continuous Wave
DPCH I	Dedicated Physical Channel
ESD I	ElectroStatic Discharge
ESR I	Equivalent Series Resistance
IMD I	InterModulation Distortion
IS-95	Interim Standard 95
LDMOS I	Laterally Diffused Metal Oxide Semiconductor
PAR I	Peak-to-Average Ratio
SMD	Surface Mounted Device
VBW	Video BandWidth
VSWR	Voltage Standing Wave Ratio
W-CDMA	Wideband Code Division Multiple Access

# 11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
BLF8G22LS-200V_8G22LS-200GV v.2	20121210	Product data sheet	-	BLF8G22LS-200V_ 8G22LS-200GV v.1		
Modifications:	• Section 1.1 on page 1: improved video bandwidth has been mentioned.					
	<ul> <li><u>Table 1 on page 1</u>: several values have been changed.</li> </ul>					
	<ul> <li>Section 1.2 on page 1: section has been updated.</li> </ul>					
	<ul> <li><u>Table 4 on page 2</u>: row containing I<sub>D</sub> has been removed.</li> </ul>					
	<ul> <li><u>Table 5 on page 3</u>: some values have been added.</li> </ul>					
	<ul> <li><u>Table 6 on page 3</u>: the minimum value for I<sub>DSX</sub> has been removed.</li> </ul>					
	• Table 7 on page 3: table has been updated and moved to Section 6 on page 3.					
	<ul> <li><u>Table 7 on page 3</u>: several values have been changed.</li> </ul>					
	<ul> <li>Section 7 on page 3: several new sections have been added.</li> </ul>					
BLF8G22LS-200V_8G22LS-200GV v.1	20120613	Objective data sheet	-	-		

BLF8G22LS-200V\_8G22LS-200GV

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

## 12. Legal information

#### 12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BLF8G22LS-200V\_8G22LS-200GV

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2012. All rights reserved.

# **BLF8G22LS-200(G)V**

#### **Power LDMOS transistor**

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# BLF8G22LS-200(G)V

**Power LDMOS transistor** 

## 14. Contents

1	Product profile	. 1
1.1	General description	. 1
1.2	Features and benefits	. 1
1.3	Applications	. 1
2	Pinning information	. 2
3	Ordering information	. 2
4	Limiting values	. 2
5	Thermal characteristics	. 3
6	Characteristics	. 3
7	Test information	. 3
7.1	Ruggedness in class-AB operation	. 3
7.2	Impedance information	. 4
7.3	Test circuit	. 5
7.4	Graphs	
7.4.1	Pulsed CW	
7.4.2	IS-95	
7.4.3	1-Carrier W-CDMA	
7.4.4	2-Carrier W-CDMA	. 9
7.4.5	2-Tone VBW	10
8	Package outline	11
9	Handling information	13
10	Abbreviations	13
11	Revision history	13
12	Legal information	14
12.1	Data sheet status	14
12.2	Definitions	14
12.3	Disclaimers	14
12.4	Trademarks	15
13	Contact information	15
14	Contents	16

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

# **Mouser Electronics**

**Authorized Distributor** 

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

# NXP:

BLF8G22LS-200GV,12 BLF8G22LS-200V,118 BLF8G22LS-200V,112 BLF8G22LS-200GVJ