


# VGA PORT COMPANION CIRCUIT

#### **Features**

- 7 channels of ESD protection for all VGA port connector pins meeting IEC-61000-4-2 Level-4 ESD requirements (8KV contact discharge)
- Very low loading capacitance from ESD protection diodes on VIDEO lines, 4pF typical
- TTL to CMOS level-translating buffers with power down mode for HSYNC and VSYNC lines
- Three power supplies for design flexibility
- Compact 16-pin QSOP package

### Pin Diagram



16-PIN QSOP PACKAGE

#### **Product Description**

The PACVGA201 incorporates 7 channels of ESD protection for all signal lines commonly found in a VGA port. ESD protection is implemented with current steering diodes designed to safely handle the high surge currents encountered with IEC-61000-4-2 Level-4 ESD Protection (8KV contact discharge). When a channel is subjected to an electrostatic discharge, the ESD current pulse is diverted via the protection diodes into the positive supply rail or ground where it may be safely dissipated.


Separate positive supply rails are provided for the VIDEO, DDC\_OUT and SYNC channels to facilitate interfacing with low voltage video controller ICs and provide design flexibility in multiple-supply-voltage environments.

An internal diode (D1, in schematic below) is provided such that  $V_{CC2}$  is derived from  $V_{CC3}$ . ( $V_{CC2}$  does not require an external power supply input.) In applications where  $V_{CC3}$  may be powered down, diode D1 blocks any DC current path from the DDC\_OUT pins back to the powered down  $V_{CC3}$  rail via the upper ESD protection diodes.

Two non-inverting drivers provide buffering for the HSYNC and VSYNC signals from the Video Controller IC (SYNC1, SYNC2). These buffers accept TTL input levels and convert them to CMOS output levels that swing between Ground and  $V_{CC}$ .

When the PWR\_UP input is driven LOW the SYNC inputs can be floated without causing the SYNC buffers to draw any current from the  $V_{CG}$  supply. When the PWR\_UP input is LOW the SYNC outputs are driven LOW.

## Schematic Diagram



C0651299




ABSOLUTE MAXIMUM RATINGS					
Parameter	Rating	Unit			
V <sub>CC1</sub> , V <sub>CC3</sub> supply voltage	GND-0.5, +6.0	V			
DC voltage at inputs:		V			
VIDEO_1, VIDEO_2, VIDEO_3	GND-0.5, V <sub>CC1</sub> +0.5	V			
DDC_OUT1, DDC_OUT2	GND-0.5, V <sub>CC2</sub> +0.5	V			
SYNC_IN1, SYNC_IN2	GND-0.5, V <sub>CC3</sub> +0.5	V			
Temperature:					
Storage	-40 to +150	∘C			
Operating Ambient	0 to +70	∘C			
Package power dissipation	0.75	W			

ELECTRICAL OPERATING CHARACTERISTICS (over operating conditions unless specified otherwise)							
Symbol	Parameter	Conditions	MIN	TYP	MAX	UNIT	
I <sub>CC1</sub>	V <sub>cc1</sub> supply current	$V_{CC1} = 5V$			10	uA	
I <sub>CC3</sub>	V <sub>CC3</sub> supply current	$V_{CC3} = 5V$ ; SYNC inputs at GND or $V_{CC3}$ ;		10		uA	
		PWR_UP pin at V <sub>CC3</sub> ; SYNC outputs unloaded					
		V <sub>CC3</sub> = 5V; SYNC inputs at 3.0V; PWR_UP		200		uA	
		pin at V <sub>003</sub> ; SYNC outputs unloaded					
		V <sub>CC3</sub> = 5V; PWR_UP input at GND; SYNC			10	uA	
		outputs unloaded					
V <sub>CC2</sub>	V <sub>CC2</sub> pin open circuit voltage	V <sub>002</sub> voltage internally derived from V <sub>003</sub> via		V <sub>CC3</sub> -0.8		V	
		diode D1; no external current drawn;					
V <sub>IH</sub>	Logic High input voltage <sup>1</sup>	$V_{CC3} = 5.0V$	2.0			V	
V <sub>IL</sub>	Logic Low input voltage <sup>1</sup>	$V_{CC3} = 5.0V$			0.8	V	
V <sub>OH</sub>	Logic High output voltage <sup>2</sup>	$I_{OH} = -4mA$ , $V_{CC3} = 5.0V$	4.4			V	
VaL	Logic Low output voltage <sup>2</sup>	$I_{CL} = 4mA$ , $V_{CC3} = 5.0V$			0.4	V	
R <sub>b</sub> , R <sub>p</sub>	Resistor value	PWR_UP, $V_{CC3} = 5.0V$	0.5	1	2	MΩ	
I <sub>N</sub>	Input current						
	VIDEO inputs	$V_{CC1} = 5V$ ; $V_{IN} = V_{CC1}$ or GND			±1	μΑ	
	HSYNC, VSYNC inputs	$V_{CC3} = 5V$ ; $V_{IN} = V_{CC3}$ or GND			±1	μΑ	
C <sub>IN</sub>	Input capacitance 4						
	VIDEO_1, VIDEO_2, VIDEO_3	$V_{CC1} = 5.0V$ ; $V_{IN} = 2.5V$ ; measured at 1MHz		4.0		рF	
		$V_{CC1} = 2.5V$ ; $V_{IN} = 1.25V$ ; measured at 1MHz		4.5			
t <sub>PLH</sub>	SYNC drivers L-H propagation delay	$C_L = 50 \text{ pF}; V_{CC3} = 5V; \text{ Input } t_r \text{ and } t_f \leq 5 \text{ ns}$		8	12	ns	
t <sub>PHL</sub>	SYNC drivers H-L propagation delay	$C_L = 50 \text{ pF}; V_{CC3} = 5V; \text{ Input } t_r \text{ and } t_f \leq 5 \text{ns}$		8	12	ns	
t <sub>r</sub> , t <sub>f</sub>	SYNC drivers output rise & fall times	$C_L = 50 \text{ pF; } V_{CC3} = 5V; \text{ Input } t_r \text{ and } t_f \leq 5 \text{ns}$		7		ns	
V <sub>ESD</sub>	ESD withstand voltage <sup>3, 4</sup>	$V_{CC1} = V_{CC2} = V_{CC3} = 5V$	±8			kV	

- Note 1: These parameters apply only to SYNC IN1, SYNC IN2 and PWR UP.
- Note 2: These parameters apply only to SYNC OUT1 and SYNC OUT2.
- Note 3: Per the IEC-61000-4-2 International ESD Standard, Level 4 contact discharge method.  $V_{CCI'}$ ,  $V_{CC2}$  and  $V_{CCI'}$  must be bypassed to GND via a low impedance ground plane with a 0.2uF or greater, low inductance, chip ceramic capacitor at each supply pin. ESD pulse is applied between the applicable pins and GND. ESD pulse can be positive or negative with respect to GND. Applicable pins are: VIDEO\_1, VIDEO\_2, VIDEO\_3, SYNC\_OUT1, SD1, SYNC\_OUT2, SD2, DDC\_OUT1 and DDC\_OUT2. All other pins are ESD protected to the industry standard 2kV per the Human Body model (MIL-STD-883, Method 3015).
- Note 4: This parameter is guaranteed by design and characterization.



### **Typical Connection Diagram**



A resistor may be necessary between the  $V_{CCZ}$  pin and ground if protection against a stream of ESD pulses is required while the PACVGA201 is in the power-down state. The value of this resistor should be chosen such that the extra charge deposited into the  $V_{CCZ}$  bypass capacitor by each ESD pulse will be discharged before the next ESD pulse occurs. The maximum ESD repetition rate specified by the IEC-61000-4-2 standard is one pulse per second. When the PACVGA201 is in the power-up state, an internal discharge resistor is connected to ground via a FET switch for this purpose.

For the same reason,  $V_{CC1}$  and  $V_{CC3}$  may also require bypass capacitor discharging resistors to ground if there are no other components in the system to provide a discharge path to ground.

STANDARD PART ORDERING INFORMATION				
Package		Ordering Part Number		
Pins	Style	Part Marking		
16	QSOP	PACVGA201Q		

When placing an order please specify desired shipping: Tubes or Tape & Reel.