

BLOCK DIAGRAM




Table 1 Image Processing Functions

Image Processing Function	Specifications	Remarks
Read Width	• A4, B4, A3	
Resolution	• 8 pixels/mm (primary scanning direction)	
Read speed	• 5ms/line Typ. 2ms/line maximum	• Operated with system clock and PRE_DATA (registers 2, 3)
Uniformity Correction	• White correction only • Block correction in units of 8 pixels • 50% Correction range	• Built-in SRAM as correction memory (304 words x 5bits) (read/write allowed from MPU)
MTF Compensation	• Laplacian filter circuit for 3 x 1 pixels in current line (1 dimension)	• No need for compensation memory
Simple Bi-level Conversion	• Floating threshold method using background and object level detection circuit	
Pseudo half-tone	• Dither method: 16 levels (4 x 4matrix)	• Built-in SRAM as dither memory (16 words x 4bits) (read/write allowed from MPU)
Separation of Image Data Area	• Detection by brightness difference in 5 x 1 pixels area in current line	• No need for processing memory
Scale down	• Selection method • Scale down: A3 → B4 set to 13/15; B4 → A4, 9/11; A3 → A4, 12/17	
γ Correction	• Logarithmic correction	• Apply external voltage (resistor connection is also allowed) to A-D converter middle basic supply voltage pins.
Image Sensor Control Signal	• Control signal generation for contact sensor (CIS) and scale down CCD	
Analog Signal Processing	• Generate control signals for external CLAMP circuit, sample/hold circuit, and AGC circuit	• Built-in 5-bit flash A-D converter

PIN DESCRIPTIONS

Block	Pin Names	I/O	Description
Sensor Interface	SH	O	CCD: Shift pulse signal to transmit photo charges from the sensor to the transfer unit. CIS: Start signal for the sensor read circuit.
	CK1	O	CCD: Clock pulse signal for sequentially transmitting the transfer unit signal charge of the sensor. CIS: Clock pulse signal for the sensor read circuit shift register.
	CK2	O	Reverse of CK1.
	RS	O	Pulse to reset the voltage of the CCD sensor floating capacitor to initial status.
	PTIM	O	Read roller pulse motor control signal.
Analog Circuit Interface	CLAMP	O	CLAMP pulse to set the dark level of the sensor to reference voltage of the digital circuit.
	S/H	O	Sample-hold signal to smooth out sensor image signal waveform.
	ASIG	I	Analog signals.
	AGC	O	External AGC circuit gain down signal.
	DSCH	O	External AGC circuit gain up signal.
CODEC Interface	SRDY	I	Data transmission ready signal from CODEC.
	STIM	O	Data transmission bound signal for CODEC.
	SCLK	O	Clock signal for transmitting image data to CODEC.
	SVID	O	Serial output of image data to CODEC. "H": Black; "L": White.
DMA Interface	DRQ	O	DMA request signal to external DMA controller for parallel output of image data through MPU bus.
	DAK	I	DMA acknowledge signal from external DMA controller for the above DRQ signal.
Clock	YSCK	I	System clock input pin.
MPU Interface	RESET	I	System reset signal. Resets counter, register, F/F, and latch, sets internal memory in standby mode, and halts clock generation circuit.
	CS	I	Chip select signal used by MPU to access M66332. Set to "H" in operating mode (AGC, UNIF, SCAN).
	RD	I	Control signal used by MPU to read data from M66332.
	WR	I	Control signal used by MPU to write data to M66332.
	A0~A3	I	Address signals used to access M66332 internal registers.
	D0~D7	I/O	8-bit bidirectional buffer.

PIN DESCRIPTIONS (CONTINUED)

Block	Pin Names	I/O	Description
Others	VCC	—	Plus supply voltage.
	AVCC	—	Plus supply voltage for A-D converter analog units.
	DVCC	—	Plus supply voltage for A-D converter logic units.
	GND	—	GND pin.
	AGND	—	Ground for A-D converter analog units.
	DGND	—	Ground for A-D converter digital units.
	VWL	—	A-D converter white basic supply voltage pin.
	VBL	—	A-D converter black basic supply voltage pin.
	VML1	—	Middle basic supply voltage pin. $V_{ML1} = (V_{WL} - V_{BL}) / 4$
	VML2	—	Middle basic supply voltage pin. $V_{ML2} = 2 \cdot (V_{WL} - V_{BL}) / 4$
	VML3	—	Middle basic supply voltage pin. $V_{ML3} = 3 \cdot (V_{WL} - V_{BL}) / 4$
	TEST(IN)	—	Test input pin. Fix to "L".
	TEST(OUT)	—	Test output pin. Keep open.

FUNCTIONAL DESCRIPTION

The following items which are necessary to use the image processing functions of the M66332 are described.

- (1) Operating mode
- (2) Line period and read sequence
- (3) Image processing function
- (4) Sensor unit/analog signal processing unit interface
- (5) CODEC interface
- (6) Read/write to dither memory and uniformity correction memory
- (7) Reset
- (8) Image quality control using registers


(1) Operating mode

The M66332 performs three basic operations.

- Peak value detection: The peak value of the analog signal output from the analog signal processing circuits is matched to the white reference voltage (VWL) of the M66332 internal A-D converter. (See also Figs. 19 to 22 in the M66333FP document.)
- Uniformity correction data creation: White reference data is created for sensor unit uniformity correction and written to the correction memory (SRAM: 304 words × 5bits).
- Read operation: A document is read and the image is processed to output bi-level data as serial or parallel output.


These three basic operations are performed in the following sequence depending on whether the sensor is CCD or CIS. The sensor is selected with register 0 (SENS).

When the sensor is CCD:




When the sensor is CIS:


(Creation and transmission of uniformity correction data)



(Read operation)




The signal functions and data flow in each mode are shown on pages 4-123 and 4-124. Flowcharts are shown on pages 4-158 to 4-160.




The diagram illustrates the architecture of the image processing system, enclosed in a dashed box labeled **SYSCK**. The system is divided into several functional blocks and interfaces:

- Image sensor**: Provides input signals **PTIM**, **SH**, **CK1**, **CK2**, and **RS** to the **Sensor Control** block.
- Analog signal processing circuit**: Receives **CLAMP**, **S/H**, **AGC**, and **DSCH** signals. It outputs **ASIG** to the **5bit A-D converter (flash type)**.
- Sensor Control** and **Analog Control**: Both receive the **Image Processing Sequence Control Signal** and provide control to the **Correction memory (304 words × 5bits)** and **Uniformity Correction** blocks.
- Correction memory (304 words × 5bits)** and **Uniformity Correction**: The correction memory feeds into the uniformity correction block, which then feeds into the **MTF Compensation** block.
- MTF Compensation**: Receives control signals and feeds into the **Detection of Image Data Area** block.
- Detection of Image Data Area** and **Separation of Image Data Area**: These blocks process the image data, with the separation block receiving input from the **Simple Bi-level Conversion/Background and object level detection** block.
- Simple Bi-level Conversion/Background and object level detection**: Receives control signals and feeds into the **Separation of Image Data Area** block.
- Convert to bi-level** and **Cut out/Scale down**: These blocks process the separated image data. The **Cut out/Scale down** block feeds into the **DMA Control** block.
- DMA Control**: Manages data transfer between the **Cut out/Scale down** block and the **MPU Bus Interface**.
- MPU Bus Interface**: Connects the system to the **MPU** (Microprocessor Unit). It handles **RESET**, **CS**, **RD**, **WR**, **A0-A3**, and **D0-D7** signals.
- MPU**: The central processing unit, also connected to **CODEC** and **DMA** blocks.
- CODEC** and **DMA**: The **CODEC** block handles **STIM**, **SCLK**, and **SVID** signals. The **DMA** block handles **SRDY**, **DAK**, and **DRQ** signals.
- 5bit A-D converter (flash type)**: Receives **VBL**, **VML1**, **VML2**, and **VWL** signals and outputs **VWL** and **VML3** signals.

Date Flow During Read Operation (for serial output)



Date Flow During Read Operation (for parallel output)



(2) Line period and read sequence

Figure 1 shows the relationship between the M66332 line period and the read sequence.

- 1 line period (1/ACCK): Defines the processing time per line for M66332. The line period is determined from the line period counter registers 2 and 3 (PRE_DATA) and pixel transmission clock (ADCK). ADCK is 1/16th of SYSCK.

1 line period (1/ACCK) [NS]

= line period counter \times pixel transmission clock period [NS]

= (PRE_DATA + 1) \times 1/ADCK [NS]

= (PRE_DATA + 1) \times 16/SYSCK [NS]

The line period counter is counted down with the pixel transmission clock after loading the PRE_DATA value and generates the following addresses.

- Sensor start pulse (SH): Image sensor start pulse. The position of the start pulse is determined by the value in register 4 (ST_PL) which is the offset from the uniformity correction range (UNIFG).

Set ST_PL to the following values according to the type of image sensor.

CCD: ST_PL = sensor dummy pixel + 2

CIS: ST_PL = 2

- Uniformity correction range (UNIFG):

Defines the uniformity correction range. This range corresponds to the sensor width (A3 to A4).

Refer to Table 2 for the relationship between sensor width and uniformity correction range.

- AGC range (AGCG):

Defines the peak detection range. This range corresponds to the sensor width (A3 to A4).

Auto gain control is performed for the entire width (solid line) of the sensor in AGC mode and for the range inside the sensor width (dotted line) in SCAN mode.

Refer to Table 2 for the relationship between sensor width and AGC range.

- Source document read width:

Defines the source document read width.

If the document width is less than the sensor width, the document should be centered on the sensor because the read range is set from the center of the sensor.

Refer to Table 3 for the relationship between sensor width and source document read width.

- Pulse motor control signal (PTIM):

Generates the pulse motor control signals for the read roller.




Fig. 1 Line period and read sequence





Fig. 2 CODEC Interface and read sequence

Table 2 Sensor width and gate signal range

Sensor width		A3	B4	A4
Gate signal				
Uniformity correction range (UNIFG)		2487/55	2279/231	2119/391
AGC range (AGCG)	AGC mode	2487/55	2279/231	2119/391
	SCAN mode	2370/162	2194/306	1760/740

Table 3 Source document read width according to sensor width and source document size

Sensor width		A3	B4	A4
Source document size				
A3		2487/55	—	—
B4		2278/230	2278/230	—
A4		2118/390	2118/390	2118/390



• Uniformity correction

Uniformity correction corrects the drop in lighting level at both ends of the light source, shading distortion due to drop in lighting level at the rim of the lens, and high frequency distortion caused by the scattering of pixel-unit image sensor characteristic (see Fig. 5).

The M66332 creates uniformity correction data in UNIF mode, one of the three operating modes (AGC, UNIF, SCAN), handling 8 pixels as a unit as shown in Fig. 6. The created data is written to the internal correction memory (SRAM: 304 words \times 5 bits).

In SCAN mode, the correction data is read from the internal correction memory to successively correct the input image data in pixel units.




Fig. 5 Image sensor white data output waveform




Fig. 6 Creation of uniformity correction data

• **Correction**

The M66332 performs entire pixel correction for 50% correction range as shown in Fig. 7.

Correction is not possible if the white correction data exceeds the 50% correction range as shown in Fig. 7. Therefore, be sure to keep the input signal within the correction range.




Fig. 7 Uniformity correction

• **MTF compensation**

As shown in Fig. 8, characters and photos that have been photoelectrically converted by the sensor unit are characterized by a drop in resolution. The MTF compensation per-

formed by the M66332 enhances the high frequency components with a Laplacian filter to maintain the resolution of the image data and creates a perception of increased dynamic range.




Fig. 8 MTF Compensation

• Background and object level detection

The M66332 uses the floating threshold method rather than the fixed threshold method. This method successively generates a threshold for optimum simple bi-level conversion of the target pixel.

Therefore, a threshold matching the picture data is generated without modifying the image data.

This value is used as the threshold of the bi-level area when simple bi-level conversion or image separation is selected as bi-level conversion mode.

: register 5 (MODE)

Background level counter

If an image data greater (brighter) than the current counter value is input, this counter is incremented to approach the image data.

If an image data less (darker) than the current counter value is input, this counter is decremented to approach the image data.

The count up/down speed can be set with the following register.

: register 9 (MAX_UP, MAX_DOWN)

The lower limit of the background level can be set with the following register.

: register B (LL_MAX)

Object level counter

If an image data greater (brighter) than the current counter value is input, this counter is incremented to approach the image data.

If an image data less (darker) than the current counter value is input, the image data is set to this counter.

The count down speed can be set with the following register.

: register 9 (MIN_UP)

The upper limit of the character level can be set with the following register.

: register A (UL_MIN)




Fig. 9 Background-object level

• Dither method

The M66332 has a built-in 16 words \times 4 bits SRAM which is used as a collective dithering memory.

During initialization, threshold values are written in the dither memory, matching the desired dither pattern into 4×4 dither matrix.

: register E (DITH_D)

4 \times 4 matrix sequence

0	8	2	10
12	4	14	6
3	11	1	9
15	7	13	5

a) Diffused type

4	10	5	11
15	0	2	6
9	3	1	12
14	8	13	7

b) Concentrated type

11	4	6	9
12	0	2	14
7	8	10	5
3	15	13	1

c) Mesh type

Fig. 10 Collective dither pattern

Fig. 10 shows some examples of dither patterns.

Refer to the section on dither memory and uniformity correction memory read/write for details on how to read/write the dither memory.

This is used when dither method and image data area separation are selected for bi-level conversion mode during read.

: register 5 (MODE)


Table 4 Scanning line density and dither matrix size

Scanning Line Density	Primary/Secondary Scanning Line (line/mm)	Level	Matrix Size
Normal	8 \times 3.85	—	—
Fine	8 \times 7.7	16	4 \times 4


• Separation of image data area

In order to perform bi-level conversion appropriate for the image, a black and white image is separated into bi-level conversion area and gradation conversion area. Simple bi-level

conversion is applied to the bi-level conversion area and dither method is applied to the gradation area.
: register 5 (MODE)



There is no significant change in illumination of the gradation conversion area (photo) when a black and white image is viewed through a 5×1 window.
This characteristic is used to distinguish between gradation conversion area and bi-level conversion area.



Identification equation 1 $L_{max} - L_{min} > A$ (illumination difference in bi-level conversion area) : register 6 difference (SEPA_A)
 Identification equation 2 $L_{min} > B$ (area is entirely white) : register 7 minimum (SEPA_B)
 Identification equation 3 $L_{max} < C$ (area is entirely black) : register 8 maximum (SEPA_C)

Simple bi-level conversion if identification equation 1, 2, or 3 is satisfied.
 Pseudo half-tone conversion when none of the identification equations is satisfied.




Fig. 11 Separation of image data area

• Image scale down/area specification

Scale down function

The image data input from the analog signal processing circuit can be scaled down ($A3 \rightarrow B4$, $A3 \rightarrow A4$, $B4 \rightarrow A4$) by leaving out pixels in the primary scanning direction for bi-level conversion.

: register 1 (SOURCE, DEST, REDU)

Scale down in secondary scanning direction can be performed in the same rate by MPU program.

Table 5 Scaling rate

OUT \ IN	A3	B4	A4
B4	13/15	1	—
A4	12/17	9/11	1

Area specification function

When area specification is selected, bi-level conversion is performed only in the specified area from the center of the source document as shown Fig. 12.

: register 1 (SOURCE, DEST, REDU)







Fig. 12 Cut out function


(4) Sensor unit/analog signal processing unit interface
CCD-bit clamp type





CCD-line clamp type



Note: Line clamp uses sensor output equivalent to (dummy area -8) pixels from the first pixel after SH.




CIS type



Note: CLAMP: In case of CIS, check with the sensor manufacturer for the use of CLAMP.
SH and CK1, CK2: SH can be selected with register 5 and CK can be selected with CK1 and CK2 (2 choices each) to provide interface with various types of CIS.


(5) CODEC interface

Serial output



Note: A is determined by register 4 (ST_PL), and B is determined by register 1 (SOURCE, DEST, REDU).

Parallel output




Note: Handshaking of three lines $\overline{\text{SRDY}}$, SH, and $\overline{\text{STIM}}$, which are interface to the CODEC, is the same as serial output.

(6) Read/write to dither memory, uniformity correction memory


The following figures show the sequence for writing and read-

ing dither patterns in the 16 words \times 4 bits collective dithering SRAM built in the M66332.

Dither memory write (MPU \rightarrow M66332)



Dither memory read (M66332 \rightarrow MPU)



- ① Clear D4 (PO) in register 1 to "0" in order to set the MPU bus (D7 – D0) to dither matrix memory data output mode.
- ② Set D7 (RESET) in register 0 to "1" in order to reset the dither memory address counter.
- ③ Select DITH_D with register E and write DATA (0) on the MPU bus (D5 – D0). Increment the address counter of the dither memory at the rising edge of WR. (during write)
- ④ Select DITH_D with register E and read DATA (0) in dither memory to the MPU bus (D5 – D0). Increment the address counter of the dither memory at the rising edge of RD. (during read)

Dither matrix address


A0	A1	A2	A3
A4	A5	A6	A7
A8	A9	A10	A11
A12	A13	A14	A15

4 \times 4 matrix


The M66332 can read/write uniformity correction data in the external correction SRAM through the MPU bus. This enables the uniformity correction data to be temporarily saved

in backup memory during power off. The following figures show the uniformity correction data read/write sequence.

Uniformity correction memory write (MPU → M66332)



Uniformity correction memory read (M66332 → MPU)



D7 D6 D5 D4 D3 D2 D1 D0
R2 A4 A3 A2 A1 A0 0 0 0

R3 0 * 0 0 A8 A7 A6 A5

↑
D_LOAD : 0 for normal
1 for data load
A8~A0 : UNIF memory address

- ① The last 5 digits (A4 – A0) of an address in the UNIF memory are written in register 2.
- ② The initial 4 digits (A8 – A5) of the address in the UNIF memory and D_LOAD = "1" (D6) are written in register 3.
Steps ① and ② identifies the address in the UNIF memory.
- ③ The UNIF memory is selected with register F, and DATA on the MPU bus (D4 – D0) is written at the identified address.
- ④ The UNIF memory is selected with register F, and DATA stored at the identified address is read to the MPU bus (D4 – D0).


Initial setting: D7 (UM_R/W) and D4 (P0) of register 1 are set to "1" and "0", respectively, to select read/write mode of uniformity correction memory.

Closing setting : D7 (UM_R/W) of register 1 is set to "0" while D4 (P0) is set to that taken in operation, to cancel read/write mode of uniformity correction memory.


Address Space

Sensor width	Left end address	Right end address
A3	310	7
B4	284	29
A4	264	49

Dither memory write/read



Uniformity correction memory write/read



(7) Reset

The M66332 has three types of reset. Each reset function is described below.

Hard reset: Initializes the circuit. Hard reset also performs the following soft reset and standby reset.

Soft reset: Used when cancelling a line read operation in the middle during SCAN mode. Read operation is resumed starting from the next line.

Standby : Used as standby mode. The internal clock is stopped by stopping the clock generator which generates the internal clock from the system clock. Therefore, the internal circuit is stopped and power is saved.

The period counter and register statuses are saved and the internal memory is placed in standby mode.

Table 6 Reset function

Function Reset Type	Initialize Register	Initialize Internal F/F	Reset Period Counter	Stop Clock Generator Operation	Stop Line Read
Hard Reset RESET	○	○	○	○	
Soft Reset Register 0 (RESET)					○
Standby Register1 (STNBY)		○		○	

(8) Image quality control using registers

• MTF compensation

If the sensor has high resolution, resolution compensation need not be performed for half-tone area.

MTF compensation should be performed for bi-level area regardless of the sensor resolution in order to achieve good object reproduction.

• Simple bi-level conversion, background and object level detection

Set the background level detection and object level detection counters as follows in order to obtain clear output of objects that do not have completely white background and that are not entirely black.

← fast

MAX_UP > MAX_DOWN > MIN_UP

The output becomes darker as bi-level conversion threshold coefficient (SLICE) is increased.

Select a large SLICE value for light source document.

• Pseudo half-tone conversion, dither method

Select collective dithering (16 gradations using 4 × 4 dither matrix) for fine mode. Refer to the section on image processing function for details on providing dither pattern threshold.

• Separation of image data area

The optimum parameter is selected to perform the best bi-level conversion for each area: simple bi-level conversion for the object and pseudo half-tone conversion for half-tone.

Table 7 shows the recommended values for parameters related to picture quality.

Use these values as reference to determine the optimum parameter.

Table 7 Recommended parameter values

Image	Uniformity Correction	Resolution Compensation MTF	Background and Object Level						γ Correction	Dither Pattern	Separation of Image Data Area		
			SLICE	MAX UP	MAX DOWN	MIN UP	UL MIN	LL MAX			SEPA A	SEPA B	SEPA C
Simple Bi-Level Conversion	Yes	1/2	5/8	Normal	Normal	Normal	04H	0AH	No	—	—	—	—
Dithering	Yes	MON	—	—	—	—	—	—	$\gamma=0.9$ VML1=1.1V VML2=2.2V VML3=3.5V	4 × 4 diffusion pattern, $\gamma = 0.8$	—	—	—
Separation of Image Data Area	Yes	MON	5/8	Normal	Normal	Normal	04H	0AH	$\gamma=0.9$ VML1=1.1V VML2=2.2V VML3=3.5V	4 × 4 diffusion pattern, $\gamma = 0.8$	06H	0DH	01H

0	8	2	10
1	6	2	8
12	4	14	6
A	3	C	4
3	11	1	9
2	9	2	7
15	7	13	5
D	5	B	3

Dither pattern ($\gamma = 0.8$)

USAGE PRECAUTIONS

- **Peak detection in SCAN mode**
In SCAN mode, successive peak detection is performed for the image data being read as shown for the AGC range (dotted line) in Fig. 1.
This enables better picture reproduction when picture data brighter than the white reference used during peak detection is input in SCAN mode.
This is especially effective for sensor units such as CIS that do not have a built-in white reference.
- **Read operation with CIS sensor**
If the sensor is CIS, it is possible to select whether or not to use white correction in SCAN mode.
Do not select white correction for the input of analog signals already processed by entire pixel correction.
- **Collective dithering**
Thresholds written in dither matrix should be between 1 and 15 excluding 0 as shown in Fig. 13.
As the M66332 carries out block correction in 8-bit units for uniformity correction, a CIS sensor may generate background noises due to irregularity of pixels.
It is possible to remove noises and gain a fine image quality by reducing the maximum threshold value as shown in Fig. 14.

• **γ correction**

γ correction is performed to simulate the sensitivity characteristics (exponential nature) of the human eye in order to make the image data more similar to natural image.

$\gamma = 0.45$ is said to be the optimum correction when using a thermal head printer.

The M66332, due to its capacity to handle 4-bit internal data, performs γ correction by means of both collective dithering and the middle reference voltage pins (VML1, VML2, and VML3) of the A-D converter.

(γ Correction by Collective Dithering)

γ correction is realized applying a γ characteristic to the threshold value to be written in the dither matrix as shown in Fig. 15. The example given in Fig. 15 is an approximation of γ characteristic, γ , to 0.8.

(γ Correction by the Middle Reference Voltage Pins of the A-D converter)

The example shown in Fig. 16 is an approximation of γ characteristic, γ , to 0.9, which is carried out by applying VML1 = 1.1V, VML2 = 2.2V, and VML3 = 3.5V to the middle reference voltage pins of the A-D converter.

Fig. 23 in the M66332FP leaflet shows an example of circuits for applying voltages to middle reference voltage pins.




Fig. 13 Thresholds for collective dithering : Example 1






Fig. 14 Thresholds for collective dithering : Example 2

Fig. 15 An example of γ correction by dither matrixFig. 16 An example of γ correction by middle reference pins

- TIME function

When TIME = "1" is set in register 1, the processing time per line is doubled to 2 line periods, Data is read once every two line periods and processed.

When the read and write motors operate simultaneously during copy operation, this command can be used to reduce the processing speed to 1/2 in order to reduce the power load.




Fig. 17 When processing speed is 1/2





Register Structure

Address	R/W	Explanation								
0H	W	D7	D6	D5	D4	D3	D2	D1	D0	(Default is 00H)
		RESET	SENS	SENS_W		UMODE	AGC	UNIF	SCAN	
		D7	RESET System Reset							Reset while write pulse is “L” when D7 = “1”
		0	Normal Mode							
		1	Reset Mode							
		D6	SENS Sensor Type							
		0	CCD							
		1	CIS							
		D5	D4	SENS_W Sensor Width						
		0	0	A4						
		0	1	B4						
		1	0	A3						
		1	1	—						
		D3	UMODE CIS Uniformity Correction Mode							• For selecting with or without correction in SCANNing (with CIS only)
		0	With White Correction							
		1	No White Correction							
D2	AGC AGC mode							• Controls AGC mode start/stop.		
0	Stop									
1	Start									
D1	UNIF UNIF Mode							• Controls UNIF mode start/stop.		
0	Stop									
1	Start									
D0	SCAN SCAN Mode							• Controls SCAN mode start/stop.		
0	Stop									
1	Start									

Address	R/W	Explanation									
1H	W	D7	D6	D5	D4	D3	D2	D1	D0	(Default is 00H)	
		UM_R/W	STNBY	TIME	P_0	SOURCE		DEST	REDU		
		D7	UM_R/W Uniformity Correction Memory Read/Write								
		0									
		1	Normal								
		UNIF Memory Read/Write									
		D6	STNBY Standby Mode								• Standby mode stops the clock generation circuit. The period counter and register status are saved and the internal memory is placed in standby mode.
		0	Normal								
		1	Standby Mode								
		D5	TIME Line Time								• When read and write operations are performed together as in copy operation, the power load can be reduced by selecting 2 line period. The processing speed drops to 1/2 when 2 line period is selected.
		0	1 Line Period								
		1	2 Line Period								
D4	P_O Parallel Output							• D0 is output in LSB format and D7, in MSB format. When SCAN data is output in SCAN mode, D7 is output in LSB (left) format and D0, is output in MSB (right) format.			
0	Without Parallel Output										
1	Parallel Output										
D3	D2	SOURCE Source Width									
0	0	A4									
0	1	B4									
1	0	A3									
1	1	—									
D1	DEST Destination Width										
0	A4										
1	B4										
D0	REDU Scale down/Cut out										
0	Cut out										
1	Scale down										
					Scaling Rate			• Refer to image scale down/area specification for scale down/cut out.			
					A3 → B4		13/15				
					B4 → A4		9/11				
					A3 → A4		12/17				

Address	R/W	Explanation						
2H	W	<div><div><div>D7D6D5D4D3D2D1D0</div><div><div></div><div></div><div></div><div>PRE_DATA <7:0></div><div></div><div></div><div></div><div></div></div></div><div>(Default is 00H)</div><div>D7~D0: PRE_DATA <7:0> Pre Data of Line period Counter (Lower part)</div><div>D7~D4: If register 3 D_LOAD = “1” these bits will be the address denoted by lower 5 digits (A4~A0) used for read/write operations on the uniformity correction memory.</div></div>						
3H	W	<div><div><div>D7D6D5D4D3D2D1D0</div><div><div>0D_LOAD</div><div></div><div></div><div>PRE_DATA <12:8></div><div></div><div></div><div></div></div></div><div>(Default is 00H)</div><div><table><tr><td>D6</td><td>Uniformity correction memory address setting mode.</td></tr><tr><td>0</td><td>Normal</td></tr><tr><td>1</td><td>Data load</td></tr></table><div>• This bit is for address setting for the access from MPU to the uniformity correction memory. Set this bit to normal during access operation.</div></div><div>D4~D0: PRE_DATA <12:8> Pre Data of Line period Counter (Upper part)</div><div><div>• 1 line period is determined from PRE_DATA and pixel transmission clock frequency (ADCK). ADCK is 1/16 of system clock. Refer to line period and read sequence section.</div></div><div>D3~D0: If register 3 D_LOAD = “1” these bits will be the address denoted by upper 4 digits (A8~A5) used for read/write operations on the uniformity correction memory.</div></div>	D6	Uniformity correction memory address setting mode.	0	Normal	1	Data load
D6	Uniformity correction memory address setting mode.							
0	Normal							
1	Data load							
4H	W	<div><div><div>D7D6D5D4D3D2D1D0</div><div><div></div><div></div><div></div><div>ST_PL <6:0></div><div></div><div></div><div></div><div></div></div></div><div>(Default is 00H)</div><div>D6~D0: ST_PL <6:0> Start Pulse of Line sensor</div><div>ST_PL = (sensor dummy pixel + 2)</div><div>Refer to line period and read sequence Section.</div></div>						

Address	R/W	Explanation																																								
5H	W	<div><div><div>D7D6D5D4D3D2D1D0</div><div><div><div></div><div>S/H_W</div><div>SH_W</div><div>CLAMP</div><div>MODE</div><div>MTF</div></div><div>(Default is 00H)</div></div></div><div><table><tr><td>D6</td><td>S/H_W Pulse Width of S/H</td></tr><tr><td>0</td><td>Normal (Sysclk period × 4)</td></tr><tr><td>1</td><td>Normal × 0.5</td></tr></table></div><div><table><tr><td>D5</td><td>SH_W SH pulse width for CIS</td><td rowspan="3">• In case of CCD, there is only one SH pulse width and this register is ignored.</td></tr><tr><td>0</td><td>Normal</td></tr><tr><td>1</td><td>Reverse of (normal × 2)</td></tr></table></div><div><table><tr><td>D4</td><td>CLAMP Clamp Method of Analog Circuit</td><td rowspan="3">• Line clamp does not apply to CIS.</td></tr><tr><td>0</td><td>Bit Clamp</td></tr><tr><td>1</td><td>Line Clamp</td></tr></table></div><div><table><tr><td>D3D2</td><td>MODE Bi-level Mode</td></tr><tr><td>00</td><td>Simple Bi-level</td></tr><tr><td>01</td><td>Dither</td></tr><tr><td>10</td><td>Separation (Simple Bi-level + Dither)</td></tr><tr><td>11</td><td>—</td></tr></table></div><div><table><tr><td>D1D0</td><td>MTF Main Coefficient of MTF Compensation</td></tr><tr><td>00</td><td>NON(0)</td></tr><tr><td>01</td><td>A little less (1/4)</td></tr><tr><td>10</td><td>Middle (1/2)</td></tr><tr><td>11</td><td>A little over (1)</td></tr></table></div></div>	D6	S/H_W Pulse Width of S/H	0	Normal (Sysclk period × 4)	1	Normal × 0.5	D5	SH_W SH pulse width for CIS	• In case of CCD, there is only one SH pulse width and this register is ignored.	0	Normal	1	Reverse of (normal × 2)	D4	CLAMP Clamp Method of Analog Circuit	• Line clamp does not apply to CIS.	0	Bit Clamp	1	Line Clamp	D3D2	MODE Bi-level Mode	00	Simple Bi-level	01	Dither	10	Separation (Simple Bi-level + Dither)	11	—	D1D0	MTF Main Coefficient of MTF Compensation	00	NON(0)	01	A little less (1/4)	10	Middle (1/2)	11	A little over (1)
D6	S/H_W Pulse Width of S/H																																									
0	Normal (Sysclk period × 4)																																									
1	Normal × 0.5																																									
D5	SH_W SH pulse width for CIS	• In case of CCD, there is only one SH pulse width and this register is ignored.																																								
0	Normal																																									
1	Reverse of (normal × 2)																																									
D4	CLAMP Clamp Method of Analog Circuit	• Line clamp does not apply to CIS.																																								
0	Bit Clamp																																									
1	Line Clamp																																									
D3D2	MODE Bi-level Mode																																									
00	Simple Bi-level																																									
01	Dither																																									
10	Separation (Simple Bi-level + Dither)																																									
11	—																																									
D1D0	MTF Main Coefficient of MTF Compensation																																									
00	NON(0)																																									
01	A little less (1/4)																																									
10	Middle (1/2)																																									
11	A little over (1)																																									
6H	W	<div><div><div>D7D6D5D4D3D2D1D0</div><div><div></div><div></div><div></div><div></div><div></div><div>SEPA_A</div><div></div></div><div>(Default is 00H)</div></div><div>D3~D0: SEPA_A Separation of Image Data Area (Difference)</div></div>																																								
7H	W	<div><div><div>D7D6D5D4D3D2D1D0</div><div><div></div><div></div><div></div><div></div><div></div><div>SEPA_B</div><div></div></div><div>(Default is 00H)</div></div><div>D3~D0: SEPA_B Separation of Image Data Area (MIN.)</div></div>																																								

Address	R/W	Explanation
AH	W	<div>  <p>(Default is 06H)</p> </div> <p>D3~D0: UL_MIN Detector of background and object levels (upper limit of object level)</p>
BH	W	<div>  <p>(Default is 07H)</p> </div> <p>D3~D0: LL_MAX Detector of background and object levels (lower limit of background level)</p>
EH	R/W	<div>  </div> <p>D3~D0: DITH_D Internal dither memory data</p> <ul style="list-style-type: none"> Refer to the section on dither memory and uniformity correction memory read/write for information concerning read/write method.
FH	R/W	<div>  </div> <p>D4~D0: UNIF_D Internal uniformity correction data</p> <ul style="list-style-type: none"> Refer to the section on dither memory and uniformity correction memory read/write for information concerning read/write method.

ABSOLUTE MAXIMUM RATING (Ta = -20 ~ 75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
VCC	Supply voltage		-0.3 ~ +7.0	V
Vi	Input voltage		-0.3 ~ VCC + 0.3	V
Vo	Output voltage		0 ~ VCC	V
AVCC	Analog supply voltage		VCC-0.3 ~ VCC+0.3	V
VWL	Reference voltage (White)		-0.3 ~ AVCC+0.3	V
VB�	Reference voltage (Black)		-0.3 ~ AVCC+0.3	V
VML	Reference voltage (Middle)		-0.3 ~ AVCC+0.3	V
VAIN	Analog Input voltage		-0.3 ~ AVCC+0.3	V
Tstg	Storage temperature range		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Limits			Unit
			Min.	Typ.	Max.	
VCC	Supply voltage		4.5	5.0	5.5	V
GND	GND voltage			0.0		V
Vi	Input voltage		0.0		VCC	V
AVCC	Analog supply voltage		4.5	5.0	5.5	V
AGND	Analog GND voltage (Note)			0.0		V
VWL	Reference voltage (White)		3		AVCC	V
VB�	Reference voltage (Black)		0.0	0.0	1.0	V
VAIN	Analog input voltage	ASIG	VB�		VWL	V
Topr	Operating temperature range		-20		75	°C

Note: Connect AGND with GND externally.

ELECTRICAL CHARACTERISTICS (Ta = -20 ~ 75°C, VCC = 5 V ± 10%, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
VIH	"H" Input voltage	SYSCK, SRDY, DAK, CS, RD, WR, A0~A3, D0~D7		2.0			V
VIL	"L" Input voltage					0.8	V
VT+	Positive-going threshold voltage	RESET				2.4	V
VT-	Negative-going threshold voltage			0.6			V
VH	Hysteresis voltage				0.2		V
VOH	"H" output voltage	D0~D7	IOH=-12mA	VCC-0.8			V
VOL	"L" output voltage		IoL=12mA			0.55	V
VOH	"H" output voltage	DRQ, SH, CK1, CK2, RS, PTIM, CLAMP, S/H, AGC, DSCH, STIM, SCLK, SVID	IOH=-4mA	VCC-0.8			V
VOL	"L" output voltage		IoL=4mA			0.55	V
IiH	"H" input current	SYSCK, SRDY, DAK, RESET, CS, RD, WR, A0~A3	VCC=5.5V Vi=5.5V			1.0	μA
IiL	"L" input current		VCC=5.5V Vi=0V			-1.0	μA
IOZH	Off-state "H" output current	D0~D7	VCC=5.5V Vi=5.5V			5.0	μA
IOZL	Off-state "L" output current		VCC=5.5V Vi=0V			-5.0	μA
IaIN	Analog input current	ASIG (Standby)				±10	μA
RL	Reference resistance				1.0		kΩ
SINL	A-D converter Non-linear error (Note 1)		VCC=5.0V		±0.5	±1.0	LSB
ICCS	Quiescent supply current (Standby) (Note 2)		VCC=5.5V Vi=VCC, GND		10	20	mA
ICCA	Quiescent supply current (Active state) (Note 2)		VCC=5.5V Vi=VCC, GND		15	40	mA
ICC	Dynamic supply current	SYSCK=8MHz	VCC=5.5V Vi=VCC, GND		40		mA

Note 1: The A-D converter has a 5-bit resolution.


2: Current flowing in the reference resistor in the A-D converter is not included.

TIMING REQUIREMENTS (Ta = -20 ~ 75°C, VCC = 5 V ± 10%, unless otherwise noted)

Symbol	Parameter		Test conditions	Limits			Unit
				Min.	Typ.	Max.	
tc(SYS)	System clock	Period			125		ns
tw+(SYS)		High-level pulse width			62.5		ns
tw-(SYS)		Low-level pulse width			62.5		ns
tr(SYS)		Rise time				20	ns
tf(SYS)		Fall time				20	ns
tw(RD)	Read pulse	Pulse width		100			ns
tsu(CS-RD)		Setup time		20			ns
tsu(A-RD)		Setup time		20			ns
tsu(DAK-RD)		Setup time		20			ns
th(RD-CS)		Hold time		10			ns
th(RD-A)		Hold time		10			ns
th(RD-DAK)		Hold time		10			ns
tw(WR)	Write pulse	Pulse width		100			ns
tsu(CS-WR)		Setup time		20			ns
tsu(A-WR)		Setup time		20			ns
tsu(D-WR)		Setup time		50			ns
th(WR-CS)		Hold time		20			ns
th(WR-A)		Hold time		10			ns
th(WR-D)		Hold time		0			ns
th(STIM-SRDY)	STIM	Hold time		0			ns


SWITCHING CHARACTERISTICS (Ta = -20 ~ 75°C, Vcc = 5 V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
tPZL(RD-D)	Output enable time to low-level and high-level (RD-D)	CL=150pF			75	ns
tPZH(RD-D)						
tPLZ(RD-D)	Output disable time from low-level and high-level (RD-D)	CL=150pF	10		50	ns
tPHZ(RD-D)						
tPHL(RD-DRQ)	High-level to low-level output propagation time (RD-DRQ)	CL=50pF			50	ns

Test Circuit



Parameter	SW1	SW2
tPLH, tPHL	Open	Open
tPLZ	Closed	Open
tPHZ	Open	Closed
tPZL	Closed	Open
tPZH	Open	Closed

- (1) The pulse generator (PG) has the following characteristics (10%~90%) :
tr = 3 ns, tf = 3 ns
- (2) The capacitance CL = 150pF includes stray wiring capacitance and the probe input capacitance.


System Clock


MPU Interface

(1) Read timing (M66332 → MPU)




(2) Write timing (MPU → M66332)




DMA Timing

Read timing (M66332 → System bus)




CODEC Interface




FLOWCHART

Read Operation (Sensor: CCD)



Uniformity correction data creation, transmission (sensor: CIS)



Read operation (sensor: CIS)

