



MICRF229

400MHz to 450MHz ASK/OOK Receiver with Auto-Poll and RSSI

General Description

The MICRF229 is a 400MHz to 450MHz super-heterodyne, image-reject, RF receiver with automatic gain control, ASK/OOK demodulator, and analog RSSI output. It only requires a crystal and a minimum number of external components to implement. The MICRF229 is ideal for low-cost, low-power, RKE, TPMS, and remote actuation applications.

The MICRF229 achieves -112dBm sensitivity at a bit rate of 1kbps with 1% BER. Eight demodulator filter bandwidths are selectable in binary steps from 1625Hz to 34kHz at 433.92MHz, allowing the device to support bit rates up to 20kbps. The device operates from a supply voltage of 3.5V to 5.5V, and typically consumes 6.0mA at 433.92MHz. The MICRF229 has a shutdown mode and sleep mode that reduce current to $0.5\mu\text{A}$ and $15\mu\text{A}$ respectively.

Datasheets and support documentation are available on Micrel's web site at: www.micrel.com.


Features

- -112dBm sensitivity at 1kbps with 1% BER
- Auto-polling mode with bit checking
- Supports bit rates up to 20kbps at 433.92MHz
- 25dB image-reject mixer
- No IF filter required
- 60dB analog RSSI output range
- 3.5V to 5.5V supply voltage range
- 6.0mA supply current at 434MHz
- $15\mu\text{A}$ supply current in sleep mode
- $0.5\mu\text{A}$ supply current in shutdown mode
- 16-pin 4.9mm \times 6.0mm QSOP package
- -40°C to $+105^\circ\text{C}$ temperature range
- 2kV HBM ESD rating

Applications

- Automotive remote keyless entry (RKE)
- Long-range RF ID
- Remote fan/light control
- Garage door/gate openers
- Remote metering
- Low data rate unidirectional wireless data links

Typical Application




MICRF229 433.92MHz Typical Application Circuit

Ordering Information

Part Number	Top Marking	Junction Temperature Range	Package
MICRF229YQS	MICRF229YQS	−40°C to +105°C	16-Pin 4.9mm × 6.0mm QSOP

Pin Configuration



16-Pin 4.9mm × 6.0mm QSOP (QS)
(Top View)

Pin Description

Pin Number	Pin Name	Type	Pin Function
1	RO1	In	Reference Resonator Connection (to the Pierce oscillator): Can also be driven by external reference signal of 200mV _{P-P} to 1.5V _{P-P} amplitude maximum. Internal capacitance of 7pF to GND during normal operation.
2	RFGND	Supply	Ground Connection for ANT RF Input: Connect to PCB ground plane.
3	ANT	Input	Antenna Input: RF signal input from antenna. Internally AC coupled. It is recommended to use a matching network with an inductor to RF ground to improve ESD protection.
4	RFGND	Supply	Ground Connection for ANT RF Input: Connect to PCB ground plane.
5	CDEC	Supply	Internal Supply Decoupling Access: Bypass to PCB ground plane with a 0.1μF ceramic capacitor located as close to pin as possible. Maximum operating voltage is 3.6V.
6	SQ	Input	Squelch Control Logic-Level Input: An internal pull-up (3μA typical) pulls the logic-input HIGH when the device is enabled. This feature is not recommended in MICRF229 and this pin should remain floating.
7	VDD	Supply	Positive Supply Connection (for all chip functions): Bypass with 1μF capacitor located as close to the VDD pin as possible.

Pin Description (Continued)

Pin Number	Pin Name	Type	Pin Function
8	EN	Input	Enable Control Logic-Level Input: A logic-level HIGH enable the device. A logic-level LOW put the device to shutdown mode. An internal pull-down (3 μ A typical) pulls the logic input LOW. The device is designed to start up in shutdown state. The EN pin should be kept at logic low (shutdown state) until after the supply voltage on VDD is stabilized. If the application is designed to have the EN pin always pulled high, it is recommended to add a shunt capacitor of 0.47 μ F from the EN pin to ground.
9	GND	Supply	Ground Connection (for all chip functions except for RF input): Connect to PCB ground plane.
10	DO	In/Out	Demodulation Data Output: A current limited CMOS output in normal operation. An internal pull-down of 25k Ω is present when device is in shutdown. This pin is also used as the data input during serial programming (see “Serial Interface Register Programming” sub-section).
11	SEL1	Input	Logic Control Input with Active Internal Pull-Up (3 μ A typical): It can be used to select the low-pass filter bandwidth in the absence register control (see Table 2).
12	SCLK	Input	Programming clock input with active internal pull-down (3 μ A typical)
13	CTH	In/Out	Demodulation Threshold Voltage Integration Capacitor: Capacitor to GND sets the settling time for the demodulation data slice level. Values above 1nF are recommended and should be optimized for data rate and data profile. Connect a 0.1 μ F capacitor from CTH pin to GND to provide a stable slicing threshold.
14	AGC	In/Out	AGC Filter Capacitor Connection: Connect a capacitor from this pin to GND. Refer to the “AGC Loop” sub-section for information on the capacitor value.
15	RSSI	Output	Received Signal Strength Indicator Output. The voltage on this pin is an inversed amplified version of the voltage on AGC. Output is from a buffer with typically 200 Ω output impedance.
16	RO2	Output	Output of the Pierce Oscillator for Crystal: Internal capacitance of 7pF to GND during normal operation.

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V_{DD})	+6V
Voltage on all pins except Antenna	–0.3V to $V_{DD} + 0.3V$
Antenna Input	–0.3V to +0.3V
Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Storage Temperature (T_S)	–65°C to +150°C
Maximum Receiver Input Power	+10dBm
ESD Rating ⁽³⁾	2kV HBM

Operating Ratings⁽²⁾

Supply Voltage (V_{DD})	+3.5V to +5.5V
Antenna Input	–0.3V to +0.3V
All Pins (except antenna input)	–0.3V to $V_{DD} + 0.3V$
Ambient Temperature (T_A)	–40°C to +105°C
Maximum Input RF Power	0dBm
Receive Modulation Duty Cycle	20% to 80%
Frequency Range	400MHz to 450MHz

Electrical Characteristics

$V_{DD} = 5.0V$, $V_{EN} = 5V$, $SQ = \text{Open}$, $C_{AGC} = 4.7\mu F$, $C_{CTH} = 0.1\mu F$, unless otherwise noted. **Bold** values indicate $-40^\circ C \leq T_A \leq +105^\circ C$.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
I_{CC}	Operating Supply Current	Continuous Operation, $f_{RF} = 433.92\text{MHz}$	4.5	6.0	8.0	mA
I_{SLEEP}	Sleep Current	Only sleep clock is on		15		μA
I_{SD}	Shutdown Current	$V_{EN} = 0V$		0.5	1	μA
Receiver						
	Conducted Receiver Sensitivity @ 1kbps ⁽⁴⁾	433.92MHz, D[4:3] = 00, BER = 1%		–113.0		dBm
		433.92MHz, D[4:3] = 00, BER = 0.1%		–111.0		
	Image Rejection	$f_{IMAGE} = f_{RF} - 2f_{IF}$		25		dB
f_{IF}	IF Center Frequency	$f_{RF} = 433.92\text{MHz}$		1.2		MHz
BW_{IF}	–3dB IF Bandwidth	$f_{RF} = 433.92\text{MHz}$		310		KHz
V_{AGC}	AGC Voltage Range	–40dBm RF input level		1.15		V
		–100dBm RF input level		1.55		

Notes:

- Exceeding the absolute maximum ratings may damage the device.
- The device is not guaranteed to function outside its operating ratings.
- Devices are ESD sensitive. Handling precautions are recommended. Human body model, 1.5k Ω in series with 100pF.
- In an ON/OFF keyed (OOK) signal, the signal level goes between a “mark” level (when the RF signal is ON) and a “space” level (when the RF signal is OFF). Sensitivity is defined as the input signal level when “ON” necessary to achieve a specified BER (bit error rate). BER measured with the built-in BERT function in Agilent E4432B using PN9 sequence. Sensitivity measurement values are obtained using an input matching network to 433.92MHz.

Electrical Characteristics (Continued)

$V_{DD} = 5.0V$, $V_{EN} = 5V$, $SQ = \text{Open}$, $C_{AGC} = 4.7\mu F$, $C_{CTH} = 0.1\mu F$, unless otherwise noted. **Bold** values indicate $-40^{\circ}C \leq T_A \leq +105^{\circ}C$.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Reference Oscillator						
f_{RF}	Reference Oscillator Frequency	$f_{RF} = 433.92\text{MHz}$		13.52313		MHz
	Reference Buffer Input Impedance	RO1 when driven externally		1.6		k Ω
	Reference Oscillator Bias Voltage	RO2		1.15		V
	Reference Oscillator Input Range	External input, AC couple to RO1	0.2		1.5	V _{P-P}
	Reference Oscillator Source Current	$V_{RO1} = 0V$		300		μA
Demodulator						
	CTH Source Impedance ⁽⁵⁾	$f_{REF} = 13.52313\text{MHz}$		120		K Ω
	CTH Leakage Current In CTH Hold Mode	$T_A = +25^{\circ}C$ $T_A = +105^{\circ}C$		1 10		nA
Digital / Control Functions						
	DO Pin Output Current	As output source at $0.8V_{DD}$ As output sink at $0.2V_{DD}$		300 680		μA
	Output Rise Time	15pF load on DO pin, transition time between $0.1V_{DD}$ and $0.9V_{DD}$		600		ns
	Output Fall Time			200		
	Input High Voltage	EN	$0.8V_{DD}$			V
	Input Low Voltage	EN			$0.2V_{DD}$	V
	Output Voltage High	DO	$0.8V_{DD}$			V
	Output Voltage Low	DO			$0.2V_{DD}$	V
RSSI⁽⁶⁾						
V_{RSSI}	RSSI DC Output Voltage Range	-110dBm RF input level		0.5		V
		-50dBm RF input level		2.0		
	RSSI Output Current	5k Ω load to GND, -50dBm RF input level		400		μA
	RSSI Output Impedance			240		Ω
	RSSI Response Time	D[4:3] = 00, RF input power-stepped from no input to -50dBm		10		ms
RF Leakage						
	LO Leakage for 433.92MHz	432.68064MHz ($f_{XAL} = 13.52127\text{MHz}$)		-98		dBm

Notes:

- CTH source impedance is inversely proportional to the reference frequency. In production test, the typical source impedance value is verified with 12MHz reference frequency.
- RSSI exhibit variation through manufacturing process, it is recommended that the reading is calibrated by software in system MCU when it is being used.

Electrical Characteristics (Continued)










$V_{DD} = 5.0V$, $V_{EN} = 5V$, $SQ = \text{Open}$, $C_{AGC} = 4.7\mu F$, $C_{CTH} = 0.1\mu F$, unless otherwise noted. **Bold** values indicate $-40^{\circ}C \leq T_A \leq +105^{\circ}C$.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Startup Time ⁽⁷⁾						
	From Shutdown To Data Output Time	433.92MHz at -70dBm, AGC capacitor = 4.7 μF		35		ms
		433.92MHz at -70dBm, AGC capacitor = 2.2 μF		17		
		433.92MHz at -70dBm, AGC capacitor = 1 μF ⁽⁸⁾		7.3		
		433.92MHz at -70dBm, AGC capacitor = 0.47 μF ⁽⁸⁾		3.5		


Notes:

7. The startup time is measured from EN pin low to high until steady data output at DO.
8. AGC cap values of 0.47 μF and 1 μF are not recommended for Auto-poll, it is applicable only for normal reception mode.


Typical Characteristics



Typical Characteristics (Continued)



Functional Diagram



Functional Description

The simplified [Functional Diagram](#) illustrates the basic structure of the MICRF229 receiver. It is made up of four sub-blocks:

- UHF down-converter
- ASK/OOK demodulator
- Reference and control logic
- Auto-poll circuitry

Outside the device, the MICRF229 receiver requires just a few components to operate: a capacitor from AGC to GND, a capacitor from CTH to GND, a reference crystal resonator with associated loading capacitors, LNA input matching components, and a power-supply decoupling capacitor.

Receiver Operation

UHF Downconverter

The UHF downconverter has six sub-blocks: LNA, mixers, synthesizer, image reject filter, band pass filter and IF amplifier.

LNA

The RF input signal is AC-coupled into the gate of the LNA input device. The LNA configuration is a cascaded common-source NMOS amplifier. The amplified RF signal is then fed to the RF ports of two double balanced mixers.

Mixers and Synthesizer

The LO ports of the mixers are driven by quadrature local oscillator outputs from the synthesizer block. The local oscillator signal from the synthesizer is placed on the low side of the desired RF signal ([Figure 1](#)). The product of the incoming RF signal and local oscillator signal will yield the IF frequency, which will be demodulated by the detector of the device. The image reject mixer suppresses the image frequency which is below the wanted signal by 2x the IF frequency. The local oscillator frequency (f_{LO}) is set to 32x the crystal reference frequency (f_{REF}) via a phase-locked loop synthesizer with a fully-integrated loop filter (Equation 1):

$$f_{LO} = 32 \times f_{REF} \quad \text{Eq. 1}$$

MICRF229 uses an IF frequency scheme that scales the IF frequency (f_{IF}) with f_{REF} according to Equation 2:

$$f_{IF} = f_{REF} \times \frac{87}{1000} \quad \text{Eq. 2}$$

Therefore, the reference frequency f_{REF} needed for a given desired RF frequency (f_{RF}) is approximated in Equation 3:

$$f_{REF} = f_{RF} / \left(32 + \frac{87}{1000} \right) \quad \text{Eq. 3}$$




Figure 1. Low-Side Injection Local Oscillator

Image-Reject Filter and Band-Pass Filter

The IF ports of the mixer produce quadrature-down converted IF signals. These IF signals are low-pass filtered to remove higher frequency products prior to the image reject filter where they are combined to reject the image frequency. The IF signal then passes through a third order band pass filter. The IF bandwidth is 330kHz @ 433.92MHz, and will scale with RF operating frequency according to Equation 4:

$$BW_{IF} = BW_{IF@433.92 \text{ MHz}} \times \left(\frac{\text{Operating Frequency (MHz)}}{433.92} \right) \quad \text{Eq. 4}$$

These filters are fully integrated inside the MICRF229.

After filtering, four active gain controlled amplifier stages enhance the IF signal to its proper level for demodulation.

ASK/OOK Demodulator

The demodulator section is comprised of detector, programmable low pass filter, slicer, and AGC comparator.

Detector and Programmable Low-Pass Filter

The demodulation starts with the detector removing the carrier from the IF signal. Post detection, the signal becomes baseband information. The low-pass filter further enhances the baseband signal.

There are eight selectable low-pass filter BW settings: 1625Hz, 3250Hz, 6500Hz, 11000Hz, 13000Hz, 19000Hz, 34000Hz and 46000Hz for 433.92MHz operation. The low-pass filter BW is directly proportional to the crystal reference frequency, and hence RF Operating Frequency. Filter BW values can be easily calculated by direct scaling. Equation 5 illustrates filter Demod BW calculation:

$$BW_{\text{Operating Freq}} = BW_{@433.92\text{MHz}} \times \left(\frac{\text{Operating Freq (MHz)}}{433.92} \right)$$

Eq. 5

It is very important to select a suitable low-pass filter BW setting for the required data rate to minimize bit error rate. Use the sensitivity curves that show BER vs. bit rates for different D[16:4:3] settings as a guide.

This low-pass filter –3dB corner frequency bandwidth can be configured by setting the registers as in [Table 1](#) for 433.92MHz.

Table 1. Low-Pass Filter Bandwidth Selection @ 434MHz RF Input

D[16]	D[4]	D[3]	Low-Pass Filter BW	Maximum Encoded Bit Rate
0	0	0	1625Hz	2.5KBps
0	0	1	3250Hz	5KBps
0	1	0	6500Hz	10KBps
0	1	1	13000Hz	20KBps
1	0	0	11000Hz	Do Not Use
1	0	1	19000Hz	
1	1	0	34000Hz	
1	1	1	46000Hz	

Bit rate refers to the encoded bit rate. Encoded bit rate is 1/(shortest pulse duration) that appears at DO, as illustrated in [Figure 2](#).




Figure 2. Transmitted Bit Rate through the Air

Alternatively the default registers setting for D[16:4:3] is 011 at power up, without programming the setting of these bits, the demodulation bandwidth can be selected externally by SEL1 pin.

Table 2. Demod Bandwidth – SEL1 External Input

SEL1	Bandwidth at 434MHz
0	3250Hz – D3,D4 must be 11
1	13000Hz – default internal pull up

Slicer and CTH

The signal prior to the slicer, labeled “Audio Signal” in the [Functional Diagram](#), is still baseband analog signal. The data slicer converts the analog signal into ones and zeros based on 50% of the slicing threshold voltage built up in the CTH capacitor. After the slicer, the signal is demodulated OOK digital data. When there is only thermal noise at ANT pin, the voltage level on CTH pin is about 650mV. This voltage starts to drop when there is RF signal present. When the RF signal level is greater than –100dBm, the voltage is about 400mV.

The value of the capacitor from CTH pin to GND is not critical to the sensitivity of MICRF229, although it should be large enough to provide a stable slicing level for the comparator. The value used in the evaluation board of 0.1µF is good for all bit rates from 500bps to 40kbps.

The data slice level can be set by programming D[6:5] bits, which also has the effect on the sensitivity of the receiver as indicated in the sensitivity graphs.

Table 3. Slice Level – Serial Register Control

D6	D5	Mode
0	0	Slice level 60%
0	1	Slice level 30%
1	0	Slice level 40%
1	1	Slice level 50% - default

CTH Hold Mode

If the internal demodulated signal (DO in the [Functional Diagram](#)) is at logic LOW for more than about 4msec, the chip automatically enters CTH hold mode, which holds the voltage on CTH pin constant even without RF input signal. This is useful in a transmission gap, or “dead time”, used in many encoding schemes. When the signal reappears, CTH voltage does not need to re-settle, improving the time to output with no pulse width distortion, or time to good data (TTGD).

AGC Loop

The AGC comparator monitors the signal amplitude from the output of the programmable low-pass filter. The AGC loop in the chip regulates the signal at this point to be at a constant level when the input RF signal is within the AGC loop dynamic range (about -115dBm to -40dBm).

When the chip first turns on, the fast charge feature charges the AGC node up with $120\mu\text{A}$ typical current. When the voltage on AGC increases, the gains of the mixer and IF amplifier go up, increasing the amplitude of the audio signal (as labeled in the [Functional Diagram](#)), even with only thermal noise at the LNA input.

The fast-charge current is disabled when the audio signal crosses the slicing threshold, causing DO to go high, for the first time.

When an RF signal is applied, a fast-attack period ensues, when $600\mu\text{A}$ current discharges the AGC node to reduce the gain to a proper level. Once the loop reaches equilibrium, the fast attack current is disabled, leaving only $15\mu\text{A}$ to discharge AGC or $1.5\mu\text{A}$ to charge AGC. The fast attack current is enabled only when the RF signal increases faster than the ability of the AGC loop to track it.

The ability of the chip to track to a signal that decreased in strength is much slower, since only $1.5\mu\text{A}$ is available to charge AGC to increase the gain. When designing a transmitter that communicates with the MICRF229, ensure that the power level remains constant throughout the transmit burst.

The value of AGC impacts the time to good data (TTGD), which is defined as the time when signal is first applied, to when the pulse width at DO is within 10% of the steady state value. The optimal value of AGC depends on the setting of the D4 and D3 bits.

A smaller AGC value does NOT always result in a shorter TTGD. This is due to the loop dynamics, the fast discharge current being $600\mu\text{A}$, and the charge current being only $1.5\mu\text{A}$. For example, if $D4 = D3 = 0$, the low pass filter bandwidth is set to a minimum and AGC capacitance is too small, TTGD will be longer than if AGC capacitance is properly chosen. This is because when the RF signal first appears, the fast discharge period will reduce V_{AGC} very fast, lowering the gain of the mixer and IF amplifier. But since the low pass filter bandwidth is low, it takes too long for the AGC comparator to see a reduced level of the audio signal, so it cannot stop the discharge current. This causes an undershoot in AGC voltage and a corresponding overshoot in RSSI voltage. Once AGC undershoots, it takes a long time for it to charge back up because the current available is only $1.5\mu\text{A}$.

Table 4 lists the recommended minimum AGC values for different D[4:3] settings to insure that the voltage on AGC does not undershoot. The recommendation also takes into account the behavior in auto-polling. If AGC is too small, the chip can have a tendency to false wake up (DO releases even when there is no input signal).

Table 4. Minimum Suggested AGC Values

D4	D3	AGC value
0	0	$4.7\mu\text{F}$
0	1	$2.2\mu\text{F}$
1	0	$1\mu\text{F}$
1	1	$1\mu\text{F}$

Figure 3 illustrates what occurs if AGC is too small for a given D[4:3] setting. Here, $D[4:3] = 01$, $\text{AGC} = 0.47\mu\text{F}$, and the RF input level is stepped from no signal to -100dBm . RSSI voltage is shown instead of AGC voltage because RSSI is a buffered version of AGC (with an inversion and amplification). Probing AGC directly can affect the loop dynamics through resistive loading from a scope probe, especially in the state where only $1.5\mu\text{A}$ is available, whereas probing RSSI does not. When the RF signal is first applied, RSSI voltage overshoots due to the fast discharge current on AGC, and the loop is too slow to stop this fast discharge current in time. Since the voltage on AGC is too low, the audio signal level is lower than the slicing threshold (voltage on CTH), and DO is low. Once the fast discharge current stops, only the small $1.5\mu\text{A}$ charge current is available in settling the AGC loop to the correct level, causing the recovery from AGC undershoot/RSSI overshoot condition to be slow. As a result, TTGD is about 9.1ms . It is recommended that Tantalum caps or high voltage ceramic cap is used for AGC to minimize capacitor leakage current which may affect the performance of the AGC.




Figure 3. RSSI Overshoot and Slow TTGD (9.1ms)

Figure 4 shows the behavior with a larger capacitor on AGC pin (2.2μF), D[4:3] = 01. In this case, V_{AGC} does not undershoot (RSSI does not overshoot), and TTGD is relatively short at 1ms.




Figure 4. Proper TTGD (1ms) with Sufficient AGC

Reference Oscillator

The reference oscillator in the MICRF229 (Figure 5) uses a basic Pierce crystal oscillator configuration with MOS transconductor. Though the MICRF229 has built-in load capacitors for the crystal oscillator, the external load capacitors are still required for tuning it to the right frequency. RO1 and RO2 are external pins of the MICRF229 to connect the crystal to the reference oscillator.




Figure 5. Reference Oscillator Circuit

Table 5. Reference Frequency Examples

RF Input Frequency (MHz)	Reference Frequency (MHz)
418.0	13.02708
433.92	13.52313 ⁽⁹⁾

Note:

9. Empirically derived, slightly different from Equation 3.

Auto-Polling

The MICRF229 can be programmed into an auto-polling mode by setting register bit D[15] to 1, where it monitors if there is a valid incoming RF signal while holding DO low. In this mode, the chip goes between sleep state and polling state. In sleep state, only a low power sleep clock is on, resulting in very low current consumption of 15μA typical. The sleep time is programmable from 10ms to 1.28s. In a polling state, every block in the MICRF229 is on, and the chip looks for valid signal with bit durations greater than a user-programmed value. This operation is subsequently called “bit checking” in this datasheet. A “valid bit” is a mark or space with duration that is longer than the bit check window. A “bad bit” is a mark or space with duration that is shorter than the bit check window. The user can set different bit check window time to suit a particular signal by programming register bits D[11:9] as listed in the register programming section. The number of consecutive valid bits before releasing DO and exiting polling mode can also be set by register bits D[8:7].




Figure 6. One Bad Bit Followed by Two Valid Bits

During the bit checking operation, DO is held low while the bit checker examines the pulse widths at the node labeled DO in Functional Diagram. If there is no signal present and DO’ randomly chatters, the MICRF229 returns to sleep after seeing four consecutive bad bits.

Note that since DO randomly chatters with no signal present, the amount of time it takes for 4 consecutive bad bits to happen is random. Therefore, the duration of polling time is random without signal.

If enough consecutive valid bits are found, DO is released and the MICRF229 stays on in the continuous receive mode. Once the chip is in continuous receive mode, it will not go back to sleep automatically when RF signal is removed. The register bits must be reprogrammed again to put the MICRF229 back into auto-polling mode.

The auto-polling feature is noise sensitive in that if the noise level is sufficiently high, the MICRF229 could be awoken in the absence of valid RF signal due to its internal noise. To ensure that the device only wakes up upon the reception of valid data, increase the number of valid bits in the bit check register D[8:7] setting. The recommend setting is 11.

Table 6. Sleep Timer Control

D14	D13	D12	Set Sleep Time
0	0	0	10ms
0	0	1	20ms
0	1	0	40ms Default
0	1	1	80ms
1	0	0	160ms
1	0	1	320ms
1	1	0	640ms
1	1	1	1280ms

Table 7. Sleep Auto-Poll Control

D15	Auto-Poll Enable
0	Awake – does not poll - default
1	Auto-polls with sleep periods

Table 8. Sleep Auto-Poll Control for 433.92MH

D11	D10	D9	Set Bit-Check Window Time (433.92MHz, Time In μ s)			
			D4 = 1 D3 = 1	D4 = 1 D3 = 0	D4 = 0 D3 = 1	D4 = 0 D3 = 0
0	0	0	71	143	285	570
0	0	1	67	133	266	532
0	1	0	62	124	247	494
0	1	1	57	114	228	457
1	0	0	52	105	209	419
1	0	1	48	95	190	381
1	1	0	43	86	172	343
1	1	1	38	76	152	305

Note:

Default value of D{11:9} = 111.

Table 9. Number of Valid Bit Control

D8	D7	Set Number of Consecutive Valid Bits Before Releasing DO
0	0	Bitcheck 0 bits - default
0	1	Bitcheck 2 bits
1	0	Bitcheck 4 bits
1	1	Bitcheck 8 bits

Serial Interface Register Programming

There are twenty register bits in the MICRF229. Bits D15 – D19 have specific set points:


- D15: Default = 0; set to 1 only when auto-poll is in use.
- D16: Default = 0; set to 1 only when high bandwidth is in use.
- D17: Default = 0 for normal operation.
- D18: This bit must always be set to 1.
- D19: For normal application, always set this bit to 0.

All other register bits must be set according to the specific application as detailed in the previous sections.

Programming the device is accomplished by the use of DO and SCLK. Normally, DO is outputting data and needs to switch to an input pin made by the start sequence, as shown at [Figure 7](#).

High at the SCLK pin tri-states the DO pin, enabling the external drive into the DO pin with an initial low level. The start sequence is completed by taking SCLK low, then high while DO is low, followed by taking DO high, then low while SCLK is high. The serial interface is initialized and ready to receive the programming data.

SCLK frequency should be greater than 5kHz to avoid automatic reset from internal circuitry.

**Figure 7. Serial Interface Start Sequence**

Bits are serially programmed starting with the most significant bit (MSB = D19) if all bits are being programmed until the least significant bit (LSB = D0). For instance, if only the bits D0, D1, and D2 are being programmed, then these are the only bits that need to be programmed with the start sequence, D2, D1, D0, plus the stop sequence. Or, if only the bit D17 is needed, then the sequence must be from start sequence, D17 through D0 plus the stop sequence, making sure the other bits (besides D17) are programmed as needed. It is recommended that all parallel input pins (SEL0 and SEL1) be kept high when using the serial interface.

After the programming bits are finished, a stop sequence (as shown in Figure 8) is required to end the mode and re-establish the DO pin as an output again. To do so, the SCLK pin is kept high while the DO pin changes from low to high, then low again, followed by the SCLK pin made low. Timing of the programming bits are not critical, but should be kept as shown below:

- $T1 < 0.1\mu s$, Time from SCLK to convert DO to input pin
- $T6 > 0.1\mu s$, SCLK high time
- $T7 > 0.1\mu s$, SCLK low time
- $T2, T3, T4, T5, T8, T9, T10 > 0.1\mu s$




Figure 8. Serial Interface Stop Sequence

Serial Interface Register Loading Examples

Channel 1 is the DO pin and Channel 2 is the SCLK pin.




Figure 9. All Bits D19 through D0 = 0




Figure 10. All Bits D19 through D0 = 1




Figure 11. D[19;18] = 11, D[17:0] = All 0s

Auto-Poll Programming Example

RF frequency 433.92MHz, bit rate 1kbps, bit width 1ms.

D[19] = 0, AGC fast attack and CTH hold enabled

D[18] = 1, watchdog timer is OFF

D[17] = 0, default

D[16] = 0, High demod bandwidth isn't used

D[15] = 1, device is placed in auto-poll

D[14:12] = 100, sleep time 160ms

D[11:9] = 011, bit check window time 457 μ s with D[4:3] = 00

D[8:7] = 10, number of consecutive valid bits is 4

D[6:5] = 11, slice level 50%

D[4:3] = 00, demodulator bandwidth = 1.625kHz

D[2:0] = 000, default

From MSB to LSB, see [Table 11](#):

Table 10. Auto-Poll Example Bit Sequence

D18	D18	D17	D16	D15	D14	D13	D12
0	1	0	0	1	1	0	0
D11	D10	D9	D8	D7	D6	D5	—
0	1	1	1	0	1	1	—
D4	D3	D2	D1	D0	—	—	—
0	0	0	0	0	—	—	—




Figure 12. Auto-Poll Example

Application Information

Length of Preamble

When using MICRF229 in auto-polling mode, the preamble of the corresponding transmitter should be long enough to guarantee that the MICRF229 becomes fully awake during the preamble portion of the burst. This way the entire data portion will be received. A good rule of thumb to use is:

Preamble Length =
 $1.2 \times \text{Sleep Time} + \text{Length of Valid Bits Sequence}$

The factor of 1.2 is to accommodate sleep time variation due to process shift.

Figure 13 shows an example of insufficient length preamble. MICRF229 starts checking bits during the data portion of the burst, so by the time it becomes fully awake and releases DO, part of the data portion is lost. In Figure 14, the preamble length is sufficient. The chip wakes up during the preamble and is ready for the data portion.




Figure 13. Preamble Length – Too Short




Figure 14. Preamble Length – Sufficient

Antenna and RF Port Connections

The evaluation board offers two options of injecting the RF input signal: through a PCB antenna or through a 50Ω SMA connector. The SMA connection allows for conductive testing, or an external antenna.

Low-Noise Amplifier Input Matching

Capacitor C3 and inductor L2 form the “L” shape input matching network to the SMA connector. The capacitor cancels out the inductive portion of the net impedance after the shunt inductor, and provides additional attenuation for low-frequency outside band noise. The inductor is chosen to over resonate the net capacitance at the pin, leaving a net-positive reactance and increasing the real part of the impedance. It also provides additional ESD protection for the antenna pin. The input impedance of the device is listed in Table 12 to aid calculation of matching values. Note that the net impedance at the pin is easily affected by component pads parasitic due to the high input impedance of the device. The numbers in Table 12 does NOT include trace and component pad parasitic capacitance, which total about 0.75pF on the evaluation board.

The matching components to the PCB antenna (L3 and C9) were empirically derived for best over-the-air reception range.

Table 11. Input Impedance for the Most Used Frequencies	
Frequency (MHz)	Z Device (Ω)
418	8.98 – j152
433.92	13.5 – j149

Crystal Selection


The crystal resonator provides a reference clock for all the device internal circuits. Crystal tolerance needs to be chosen such that the down-converted signal is always inside the IF bandwidth of MICRF229. From this consideration, the tolerance should be ±50ppm on both the transmitter and the MICRF229 side. The ESR should be less than 300Ω, and the temperature range of the crystal should match the range required by the application. With the Abracon crystal listed in the Bill of Materials, a typical MICRF229 crystal oscillator still starts up at 105°C with additional 400Ω series resistance.

The oscillator of the MICRF229 is a Pierce-type oscillator. Good care must be taken when laying out the printed circuit board. Avoid long traces and place the ground plane on the top layer close to the REFOSC pins RO1 and RO2. When care is not taken in the layout, and the crystals used are not verified, the oscillator may not start or takes longer to start. Time-to-good-data will be longer as well.


PCB Considerations and Layout

The MICRF229 evaluation board is a good starting point for prototyping of most applications. The Gerber files are downloadable from the Micrel website and contain the remaining layers needed to fabricate this board. When copying or making one's own boards, make the traces as short as possible. Long traces alter the matching network and the values suggested are no longer valid. Suggested matching values may vary due to PCB variations. A PCB trace 100 mils (2.5mm) long has about 1.1nH inductance. Optimization should always be done with range tests. Make sure the individual ground connection has a dedicated via rather than sharing a few of ground points by a single via. Sharing ground via will increase the ground path inductance. Ground plane should be solid and with no sudden interruptions. Avoid using ground plane on top layer next to the matching elements. It normally adds additional stray capacitance which changes the matching. Do not use Phenolic materials as they are conductive above 200MHz. Typically, FR4 or better materials are recommended. The RF path should be as straight as possible to avoid loops and unnecessary turns. Separate ground and V_{DD} lines from other digital or switching power circuits (such as microcontrollers, etc.). Known sources of noise should be laid out as far as possible from the RF circuits. Avoid unnecessary wide traces which would add more distribution capacitance (between top trace to bottom GND plane) and alter the RF parameters.


PCB Recommended Layout Considerations



MICRF229 Evaluation Board Assembly




MICRF229 Evaluation Board Top Layer



MICRF229 Evaluation Board Bottom Layer

Evaluation Board Schematic



Bill of Materials

Item	Part Number	Manufacturer	Description	Qty.
C3	GQM1885C2A1R3C	Murata ⁽¹⁰⁾	1.3pF \pm 0.25pF, 0603 Capacitor	1
C4	TAJA475M016RNJ	AVX ⁽¹¹⁾	4.7 μ F \pm 20%, Size A, Tantalum Capacitor	1
C6, C13	GRM188R71E104K	Murata	0.1 μ F \pm 10%, 0603 Capacitor	2
C5	GRM219R60J105K	Murata	1 μ F \pm 10%, 0805 Capacitor	1
C7			NP	0
C9	GQM1885C2A1R5C	Murata	1.5pF \pm 0.25pF, 0603 Capacitor	1
C10, C11	GRM1885C1H100J	Murata	10pF \pm 5%, 0603 Capacitor	2
J2			NP, SMA, Edge Conn.	0
J3	571-41031480	Mouser ⁽¹²⁾	AMPMODU Breakaway Headers 40 P(6pos) R/A Header Gold	1
L2	0603CS-36NXJL	Coilcraft ⁽¹³⁾	36nH \pm 5%, 0603 Wire Wound Chip Inductor	1
L3	0603CS-27NXJL	Coilcraft	27nH \pm 5%, 0603 Wire Wound Chip Inductor	1
R4, R10	CRCW0402100KFKEA	Vishay ⁽¹⁴⁾	100k Ω \pm 5%, 0402 Resistor	1
R3, R5			NP	2
R6, R7			NP	2
R9			NP	1
Y1	ABLS-13.52313MHz-10J4Y	Abracon ⁽¹⁵⁾	13.52313MHz, HC49/US	1
Y2	DSX321GK-13.52313MHz	KDS ⁽¹⁶⁾	NP, (13.52313MHz, -40°C to $+105^{\circ}\text{C}$), DSX321GK	0
U1	MICRF229YQS	Micrel, Inc. ⁽¹⁷⁾	400MHz to 450MHz ASK/OOK Receiver with Auto-Poll, and RSSI.	1

Notes:

10. Murata: www.murata.com.

11. AVX: www.avx.com.

12. Mouser: www.mouser.com.

13. Coilcraft: www.coilcraft.com.


14. Vishay: www.vishay.com.

15. Abracon: www.abracon.com.

16. KDS: www.kds.info/index.en.htm.

17. Micrel, Inc.: www.micrel.com.

Package Information and Recommended Landing Pattern⁽¹⁸⁾



16-Pin 4.9mm x 6.0mm QSOP (QS)

Note:

18. Package information is correct as of the publication date. For updates and most current information, go to www.micrel.com.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel, Inc. is a leading global manufacturer of IC solutions for the worldwide high performance linear and power, LAN, and timing & communications markets. The Company's products include advanced mixed-signal, analog & power semiconductors; high-performance communication, clock management, MEMs-based clock oscillators & crystal-less clock generators, Ethernet switches, and physical layer transceiver ICs. Company customers include leading manufacturers of enterprise, consumer, industrial, mobile, telecommunications, automotive, and computer products. Corporation headquarters and state-of-the-art wafer fabrication facilities are located in San Jose, CA, with regional sales and support offices and advanced technology design centers situated throughout the Americas, Europe, and Asia. Additionally, the Company maintains an extensive network of distributors and reps worldwide.

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this datasheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright, or other intellectual property right.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2015 Micrel, Incorporated.