

January 1989

Features

- This Circuit is Processed in Accordance to Mil-Std-883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Low Input Noise Voltage Density @ 1kHz ... $6\text{nV}/\sqrt{\text{Hz}}$ Max
 $4.3\text{nV}/\sqrt{\text{Hz}}$ Typ
- Slew Rate $1\text{V}/\mu\text{s}$ Min
 $3\text{V}/\mu\text{s}$ Typ
- Unity Gain Bandwidth 8MHz Typ
- High Open Loop Gain (Full Temp) $100\text{kV}/\text{V}$ Min
 $250\text{kV}/\text{V}$ Typ
- High CMRR, PSRR (Full Temp) 86dB Min
 100dB Typ
- Low Offset Voltage Drift $3\mu\text{V}/^\circ\text{C}$ Typ
- No Crossover Distortion
- Standard Quad Pinout

Applications

- High Q Active Filters
- Audio Amplifiers
- Integrators
- Signal Generators
- Instrumentation Amplifiers

Description

Low noise and high performance are key words describing the unity gain stable HA-5104/883. This general purpose quad amplifier offers an array of dynamic specifications including $1\text{V}/\mu\text{s}$ slew rate (min), and 8MHz bandwidth (typ). Complementing these outstanding parameters is a very low noise specifications of $4.3\text{nV}/\sqrt{\text{Hz}}$ at 1kHz (typ) or $6\text{nV}/\sqrt{\text{Hz}}$ (max).


Fabricated using the Harris standard high frequency D.I. process, this operational amplifier also offer excellent input specifications such as 2.5mV (max) offset voltage and 75nA (max) offset current. Complementing these specifications are 100dB (min) open loop gain and 100dB channel separation (typ). Economically, the HA-5104/883 also consumes a very moderate amount of power (225mW per package) while also saving board space and cost.

This impressive combination of features make this amplifier ideally suited for designs ranging from audio amplifiers and active filters to the most demanding signal conditioning and instrumentation circuits.


This quad operational amplifier is available with industry standard pinouts allowing for immediate interchangeability with most other quad operational amplifiers. The HA-5104/883 is available in a 14 pin Ceramic DIP and 20 pin Ceramic LCC package.

Pinouts

HA1-5104/883 (CERAMIC DIP)
TOP VIEW



HA4-5104/883 (CERAMIC LCC)
TOP VIEW



Absolute Maximum Ratings

Voltage Between V+ and V- Terminals	40V
Differential Input Voltage	7V
Voltage at Either Input Terminal	V+ to V-
Peak Output Current	Indefinite (One Amplifier Shorted to Ground)
Junction Temperature (T _J)	+175°C
Storage Temperature Range	-65°C to +150°C
ESD Rating	<2000V
Lead Temperature (Soldering 10 sec)	275°C

CAUTION: Absolute maximum ratings are limiting values, applied individually beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied.

Thermal Information

Thermal Resistance	θ_{ja}	θ_{jc}
Ceramic DIP Package	78°C/W	18°C/W
Ceramic LCC Package	76°C/W	19°C/W
Package Power Dissipation Limit at +75°C for T _J ≤ +175°C		
Ceramic DIP Package	1.29W	
Ceramic LCC Package	1.32W	
Package Power Dissipation Derating Factor Above +75°C		
Ceramic DIP Package	12.9mW/°C	
Ceramic LCC Package	13.1mW/°C	

Recommended Operating Conditions

Operating Temperature Range	-55°C to +125°C	V _{INcm} ≤ 1/2 (V+ - V-)
Operating Supply Voltage	±5V to ±15V	R _L ≥ 2kΩ

TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: Supply Voltage = ±15V, R_{SOURCE} = 100Ω, R_{LOAD} = 500kΩ, V_{OUT} = 0V, Unless Otherwise Specified.

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Input Offset Voltage	V _{IO}	V _{CM} = 0V	1	+25°C	-2.5	2.5	mV
			2, 3	+125°C, -55°C	-3.0	3.0	mV
Input Bias Current	+I _B	V _{CM} = 0V +R _S = 10kΩ -R _S = 100Ω	1	+25°C	-200	200	nA
			2, 3	+125°C, -55°C	-325	325	nA
	-I _B	V _{CM} = 0V +R _S = 100Ω -R _S = 10kΩ	1	+25°C	-200	200	nA
			2, 3	+125°C, -55°C	-325	325	nA
Input Offset Current	I _{IO}	V _{CM} = 0V +R _S = 10kΩ -R _S = 10kΩ	1	+25°C	-75	75	nA
			2, 3	+125°C, -55°C	-125	125	nA
Common Mode Range	+CMR	V+ = 3V V- = -27V	1	+25°C	+12	-	V
			2, 3	+125°C, -55°C	+12	-	V
	-CMR	V+ = 27V V- = -3V	1	+25°C	-	-12	V
			2, 3	+125°C, -55°C	-	-12	V
Large Signal Voltage Gain	+A _{VOL}	V _{OUT} = 0V and +10V R _L = 2kΩ	4	+25°C	100	-	kV/V
			5, 6	+125°C, -55°C	100	-	kV/V
	-A _{VOL}	V _{OUT} = 0V and -10V R _L = 2kΩ	4	+25°C	100	-	kV/V
			5, 6	+125°C, -55°C	100	-	kV/V
Common Mode Rejection Ratio	+CMRR	ΔV _{CM} = +5V +V = +10V -V = -20V V _{OUT} = -5V	1	+25°C	86	-	dB
			2, 3	+125°C, -55°C	86	-	dB
	-CMRR	ΔV _{CM} = -5V +V = +20V -V = -10V V _{OUT} = +5V	1	+25°C	86	-	dB
			2, 3	+125°C, -55°C	86	-	dB

CAUTION: This device is sensitive to electrostatic discharge. Proper I.C. handling procedures should be followed.

TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

Device Tested at: Supply Voltage = $\pm 15\text{V}$, $R_{\text{SOURCE}} = 100\Omega$, $R_{\text{LOAD}} = 500\Omega$, $V_{\text{OUT}} = 0\text{V}$, Unless Otherwise Specified.

D.C. PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Output Voltage Swing	+V _{OUT1}	$R_L = 2\text{k}\Omega$	1	+25°C	10	-	V
			2,3	+125°C, -55°C	10	-	V
	-V _{OUT1}	$R_L = 2\text{k}\Omega$	1	+25°C	-	-10	V
			2,3	+125°C, -55°C	-	-10	V
	+V _{OUT2}	$R_L = 10\text{k}\Omega$	1	+25°C	12	-	V
			2,3	+125°C, -55°C	12	-	V
	-V _{OUT2}	$R_L = 10\text{k}\Omega$	1	+25°C	-	-12	V
			2,3	+125°C, -55°C	-	-12	V
Output Current	+I _{OUT}	$V_{\text{OUT}} = -5\text{V}$	1	+25°C	10	-	mA
			2,3	+125°C, -55°C	10	-	mA
	-I _{OUT}	$V_{\text{OUT}} = +5\text{V}$	1	+25°C	-	-10	mA
			2,3	+125°C, -55°C	-	-10	mA
Quiescent Power Supply Current	+I _{CC}	$V_{\text{OUT}} = 0\text{V}$ $I_{\text{OUT}} = 0\text{mA}$	1	+25°C	-	6.5	mA
			2,3	+125°C, -55°C	-	7.5	mA
	-I _{CC}	$V_{\text{OUT}} = 0\text{V}$ $I_{\text{OUT}} = 0\text{mA}$	1	+25°C	-6.5	-	mA
			2,3	+125°C, -55°C	-7.5	-	mA
Power Supply Rejection Ratio	+PSRR	$\Delta V_{\text{SUP}} = 10\text{V}$ $+V = +10\text{V}, -V = -15\text{V}$ $+V = +20\text{V}, -V = -15\text{V}$	1	+25°C	86	-	dB
			2,3	+125°C, -55°C	86	-	dB
	-PSRR	$\Delta V_{\text{SUP}} = 10\text{V}$ $+V = +15\text{V}, -V = -10\text{V}$ $+V = +15\text{V}, -V = -20\text{V}$	1	+25°C	86	-	dB
			2,3	+125°C, -55°C	86	-	dB

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Tested at: Supply Voltage = $\pm 15\text{V}$, $R_{\text{SOURCE}} = 50\Omega$, $R_{\text{LOAD}} = 2\text{k}\Omega$, $C_{\text{LOAD}} = 50\text{pF}$, $\Delta V_{\text{CL}} = +1\text{V/V}$, Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	GROUP A SUBGROUP	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Slew Rate	+SR	$V_{\text{OUT}} = -3\text{V to } +3\text{V}$	4	+25°C	1	-	V/ μs
	-SR	$V_{\text{OUT}} = +3\text{V to } -3\text{V}$	4	+25°C	1	-	V/ μs
Rise & Fall Time	T _R	$V_{\text{OUT}} = 0 \text{ to } +200\text{mV}$ $10\% \leq T_R \leq 90\%$	4	+25°C	-	200	ns
	T _F	$V_{\text{OUT}} = 0 \text{ to } -200\text{mV}$ $10\% \leq T_F \leq 90\%$	4	+25°C	-	200	ns
Overshoot	+OS	$V_{\text{OUT}} = 0 \text{ to } +200\text{mV}$	4	+25°C	-	35	%
	-OS	$V_{\text{OUT}} = 0 \text{ to } -200\text{mV}$	4	+25°C	-	35	%

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

Device Characterized at: Supply Voltage = $\pm 15V$, $R_{LOAD} = 2k\Omega$, $C_{LOAD} = 50pF$, $A_{VCL} = 10V/V$ Unless Otherwise Specified.

PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Differential Input Resistance	R_{IN}	$V_{CM} = 0V$	1	+25°C	250	-	$k\Omega$
Input Noise Voltage Density	E_n	$R_S = 20\Omega$, $f_o = 1000Hz$	1	+25°C	-	6	$nV/\sqrt{Hz}$
Input Noise Current Density	I_n	$R_S = 2M\Omega$, $f_o = 1000Hz$	1	+25°C	-	3	$pA/\sqrt{Hz}$
Full Power Bandwidth	FPBW	$V_{PEAK} = 10V$	1, 2	+25°C	32	-	kHz
Minimum Closed Loop Stable Gain	CLSG	$R_L = 2k\Omega$, $C_L = 50pF$	1	-55°C to +125°C	+1	-	V/V
Output Resistance	R_{OUT}	Open Loop	1	+25°C	-	150	Ω
Quiescent Power Consumption	PC	$V_{OUT} = 0V$, $I_{OUT} = 0mA$	1, 3	-55°C to +125°C	-	225	mW
Channel Separation	CS	$R_S = 1k\Omega$, $A_{VCL} = 100V/V$, $V_{IN} = 100mVRMS$ @ 10kHz Referred to Input	1	+25°C	90	-	dB


NOTES: 1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested at final production. These parameters are lab characterized upon initial design release, or upon design changes. These parameters are guaranteed by characterization based upon data from multiple production runs which reflect lot to lot and within lot variation.

2. Full Power Bandwidth guarantee based on Slew Rate measurement using $FPBW = \text{Slew Rate} / (2\pi V_{PEAK})$.
3. Quiescent Power Consumption based upon Quiescent Supply Current test maximum. (No load on outputs.)

TABLE 4. ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUPS (SEE TABLES 1 & 2)
Interim Electrical Parameters (Pre Burn-in)	1
Final Electrical Test Parameters	1*, 2, 3, 4, 5, 6
Group A Test Requirements	1, 2, 3, 4, 5, 6
Groups C & D Endpoints	1




* PDA applies to Subgroup 1 only.



Test Circuit

For Detailed Information, Refer to HA-5104/883 Test Tech Brief

Test Waveforms


SIMPLIFIED TEST CIRCUIT (Applies To Tables 2 And 3)

**SLEW RATE WAVEFORMS****OVERSHOOT, RISE/FALL TIME WAVEFORMS**

Burn-In Circuits**HA7-5104/883 CERAMIC DIP****HA4-5104/883 CERAMIC LCC****NOTES:**

$R_1 = R_2 = R_3 = R_4 = 1\text{M}\Omega$, 5%, 1/4W (Min)
 $C_1 = C_2 = 0.1\mu\text{F}/\text{Socket (Min) or } 0.01\mu\text{F}/\text{Row (Min)}$
 $D_1 = D_2 = \text{IN4002 or Equivalent/Board}$
 $| (V+) - (V-) | = 30\text{V}$

Schematic Diagram (1/4 HA-5104/883)



OP AMPs & COMPARATORS

GLASSIVATION:

Type: Nitride
Thickness: $7\text{k}\text{\AA} \pm 0.7\text{k}\text{\AA}$

TRANSISTOR COUNT: 175


PROCESS: HFSB Linear Dielectric Isolation

DIE ATTACH:


Material: Gold/Silicon Eutectic Alloy
Temperature: Ceramic DIP — 460°C (Max)

Ceramic LCC — 420°C (Max)

HA-5104/883



NOTE: Pin Numbers Correspond to 14 Pin Ceramic DIP Package Only.

Packaging†**14 PIN CERAMIC DIP**

* INCREASE MAX LIMIT BY .003 INCHES
MEASURED AT CENTER OF FLAT FOR
SOLDER FINISH

LEAD MATERIAL: Type B

LEAD FINISH: Type A

PACKAGE MATERIAL: Ceramic, 90% Alumina

PACKAGE SEAL:

Material: Glass Frit

Temperature: 450°C ± 10°C

Method: Furnace Seal


INTERNAL LEAD WIRE:

Material: Aluminum

Diameter: 1.25 Mil

Bonding Method: Ultrasonic

COMPLIANT OUTLINE: 38510 D-1

20 PAD CERAMIC LCC

PAD MATERIAL: Type C

PAD FINISH: Type A

FINISH DIMENSION: Type A

PACKAGE MATERIAL: Multilayer Ceramic, 90% Alumina

PACKAGE SEAL:

Material: Gold/Tin (80/20)

Temperature: 320°C ± 10°C

Method: Furnace Braze

INTERNAL LEAD WIRE:

Material: Aluminum

Diameter: 1.25 Mil

Bonding Method: Ultrasonic

COMPLIANT OUTLINE: 38510 C-2

NOTE: All Dimensions are $\frac{\text{Min}}{\text{Max}}$, Dimensions are in inches.

† Mil-M-38510 Compliant Materials, Finishes, and Dimensions.

DESIGN INFORMATION


Low Noise, High Performance, Quad Operational Amplifier

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.


Typical Performance Curves

Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$


INPUT NOISE VOLTAGE DENSITY
 $V_{\text{CC}} = \pm 15\text{V}$, $T_A = +25^\circ\text{C}$




INPUT NOISE CURRENT DENSITY
 $V_{\text{CC}} = \pm 15\text{V}$, $T_A = +25^\circ\text{C}$




0.1Hz TO 10Hz NOISE
 $V_{\text{CC}} = \pm 15\text{V}$, $T_A = +25^\circ\text{C}$
 $50\mu\text{V}/\text{Div.}$, $1\text{s}/\text{Div.}$, $A_V = 1000\text{V}/\text{V}$
Input Noise = $0.232\mu\text{V}_{\text{p-p}}$




0.1Hz TO 1MHz NOISE
 $V_{\text{CC}} = \pm 15\text{V}$, $T_A = +25^\circ\text{C}$
 $500\mu\text{V}/\text{Div.}$, $1\text{s}/\text{Div.}$, $A_V = 1000\text{V}/\text{V}$
Total Output Noise = $2.075\mu\text{V}_{\text{p-p}}$



V_{IO} vs. TEMPERATURE
 $V_{\text{CC}} = \pm 15\text{V}$



I_{IO} vs. TEMPERATURE
 $V_{\text{CC}} = \pm 15\text{V}$




DESIGN INFORMATION (Continued)


The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.

Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$


V_{IO} vs. V_{CC}
 $T_A = +25^\circ\text{C}$




I_{BIAS} vs. TEMPERATURE
 $V_{\text{CC}} = \pm 15\text{V}$




A_{VOL} vs. TEMPERATURE
 $V_{\text{CC}} = \pm 15\text{V}$, $\Delta V_{\text{O}} = \pm 10\text{V}$, $R_{\text{L}} = 2\text{K}$




A_{VOL} vs. LOAD RESISTANCE
 $V_{\text{O}} = \pm 10\text{V}$, $V_{\text{CC}} = \pm 15\text{V}$, $T_A = +25^\circ\text{C}$



A_{VOL} vs. V_{CC}
 $T_A = +25^\circ\text{C}$, $R_{\text{L}} = 2\text{K}$



V_{OUT} vs. V_{CC}
 $T_A = +25^\circ\text{C}$, $R_{\text{L}} = 2\text{K}$




DESIGN INFORMATION (Continued)


The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.

Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$


OUTPUT SHORT-CIRCUIT CURRENT vs. TIME
 $V_{\text{CC}} = \pm 15\text{V}$, $T_A = +25^\circ\text{C}$




CMRR vs. FREQUENCY




PSRR vs. FREQUENCY




CHANNEL SEPARATION vs. FREQUENCY
 $10\text{Hz} \leq f \leq 10\text{MHz}$



HA-5104 UNITY GAIN FREQUENCY RESPONSE
 $V_{\text{CC}} = \pm 15\text{V}$, $R_L = 2\text{K}$, $C_L = 50\text{pF}$









OPEN-LOOP GAIN vs. FREQUENCY
 $V_{\text{CC}} = \pm 15\text{V}$, $R_L = 2\text{K}$, $C_L = 50\text{pF}$, $T_A = +25^\circ\text{C}$



DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.

Typical Performance Curves Unless Otherwise Specified: $T_A = +25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$
SLEW RATE vs. TEMPERATURE $R_L = 2\text{K}$, $C_L = 50\text{pF}$, $V_{CC} = \pm 15\text{V}$ **RISE TIME vs. TEMPERATURE** $R_L = 2\text{K}$, $C_L = 50\text{pF}$, $V_{CC} = \pm 15\text{V}$ **SMALL SIGNAL OVERSHOOT vs. C_{LOAD}** $R_L = 2\text{K}$, $T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{V}$  **I_{CC} vs. TEMPERATURE** $T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{V}$, $I_{\text{OUT}} = 0\text{mA}$ **LARGE SIGNAL RESPONSE**
 $V_{\text{IN}} = V_{\text{OUT}} = \pm 3\text{V}$, $A_V = +1$, $R_L = 2\text{k}\Omega$, $C_L = 50\text{pF}$
 Voltage Scale = $2\text{V}/\text{Div.}$, Timescale = $2\mu\text{s}/\text{Div.}$
**SMALL SIGNAL RESPONSE**
 $V_{\text{OUT}} = 0\text{V to } -200\text{mV}$ for Fall Time & -Overshoot
 $A_V = +1$, $R_L = 2\text{k}\Omega$, $C_L = 50\text{pF}$, Timescale = $50\text{ns}/\text{Div.}$


DESIGN INFORMATION (Continued)

The information contained in this section has been developed through characterization by Harris Semiconductor and is for use as application and design aid only. These characteristics are not 100% tested and no product guarantee is implied.

TYPICAL PERFORMANCE CHARACTERISTICS

Device Characterized at: Supply Voltage = $\pm 15V$, $R_L = 2k\Omega$, $C_L = 50pF$, $A_{VCL} = +1V/V$ Unless Otherwise Specified.

PARAMETERS	CONDITIONS	TEMP	TYPICAL	DESIGN LIMITS	UNITS
Offset Voltage	$V_{CM} = 0V$	$+25^{\circ}C$	0.8	Table 1	mV
Offset Voltage Average Drift	Versus Temperature	$-55^{\circ}C$ to $+125^{\circ}C$	3	7	$\mu V/^{\circ}C$
Offset Current Average Drift	Versus Temperature	$-55^{\circ}C$ to $+125^{\circ}C$	100	250	$pA/^{\circ}C$
Input Bias Current	$V_{CM} = 0V$	$+25^{\circ}C$	50	Table 1	nA
Input Offset Current	$V_{CM} = 0V$	$+25^{\circ}C$	25	Table 1	nA
Differential Input Resistance	$V_{CM} = 0V$	$+25^{\circ}C$	500	Table 3	$k\Omega$
Input Noise Voltage Density	$f_o = 10Hz$	$+25^{\circ}C$	10.3	14	$nV/\sqrt{Hz}$
	$f_o = 100Hz$	$+25^{\circ}C$	5.6	8	$nV/\sqrt{Hz}$
	$f_o = 1kHz$	$+25^{\circ}C$	4.3	Table 3	$nV/\sqrt{Hz}$
Input Noise Current Density	$f_o = 10Hz$	$+25^{\circ}C$	6	15	$pA/\sqrt{Hz}$
	$f_o = 100Hz$	$+25^{\circ}C$	1.5	5	$pA/\sqrt{Hz}$
	$f_o = 1kHz$	$+25^{\circ}C$	0.52	Table 3	$pA/\sqrt{Hz}$
Large Signal Voltage Gain	$V_{OUT} = \pm 10V$	$-55^{\circ}C$	200	Table 1	kV/V
		$+25^{\circ}C$	300	Table 1	kV/V
		$+125^{\circ}C$	400	Table 1	kV/V
Slew Rate	$V_{OUT} = \pm 3V$	$-55^{\circ}C$ to $+125^{\circ}C$	± 2	± 0.7	$V/\mu s$
Full Power Bandwidth	Note 2, $V_{peak} = 10V$	$-55^{\circ}C$ to $+125^{\circ}C$	30	11	kHz
Unity Gain Bandwidth	$V_{OUT} \leq 200mV$	$+25^{\circ}C$	8	5	MHz
Rise and Fall Times	$V_{OUT} = \pm 200mV$	$-55^{\circ}C$ to $+125^{\circ}C$	80	200	ns
Overshoot	$V_{OUT} = \pm 200mV$	$-55^{\circ}C$ to $+125^{\circ}C$	10	35	%
Settling Time	To 0.1% for 10V Step	$+25^{\circ}C$	4.5	6	μs
	To 0.01% for 10V Step	$+25^{\circ}C$	6.0	10	μs
Output Short Circuit Current	To <10 Seconds, $V_{OUT} = \pm 15V$	$+25^{\circ}C$	± 35	± 50	mA
Output Resistance	Open Loop	$+25^{\circ}C$	110	Table 3	Ω
Channel Separation	$f = 10kHz$	$+25^{\circ}C$	108	Table 3	dB
Supply Current	No Load	$+25^{\circ}C$	4.2	Table 1	mA
Minimum Supply Voltage	Functional Operation Only, Other Parameters Will Vary	$+25^{\circ}C$	± 4	± 5	V

3

OP AMPS &
COMPARATORS