HEF40098B

3-state hex inverting buffer Rev. 05 — 31 October 2008

Product data sheet

1. **General description**

The HEF40098B is a hex inverting buffer with 3-state outputs. The 3-state outputs are controlled by two active LOW enable inputs (1 OE and 2 OE). A HIGH on 1 OE causes four of the six active LOW buffer elements ($1\overline{Y}0$ to $1\overline{Y}3$) to assume a high-impedance or OFF-state regardless of the other input conditions and a HIGH on 2OE causes the outputs of the remaining two buffer elements $(2\overline{Y}0)$ and $(2\overline{Y}1)$ to assume a high-impedance or OFF-state regardless of the other input conditions.

It operates over a recommended V_{DD} power supply range of 3 V to 15 V referenced to V_{SS} (usually ground). Unused inputs must be connected to V_{DD}, V_{SS}, or another input. It is also suitable for use over the full industrial (-40 °C to +85 °C) temperature range.

Features 2.

- Fully static operation
- 5 V, 10 V, and 15 V parametric ratings
- Standardized symmetrical output characteristics
- Operates across the full industrial temperature range -40 °C to +85 °C
- Complies with JEDEC standard JESD 13-B
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V

Applications

Industrial

Ordering information


Ordering information Table 1.

All types operate from $-40\,^{\circ}C$ to $+85\,^{\circ}C$

Type number	Package							
	Name	Description	Version					
HEF40098BP	DIP16	plastic dual in-line package; 16-leads (300 mil)	SOT38-4					
HEF40098BT	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1					




5. Functional diagram



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1 OE	1	output enable input (active LOW)
1A0, 1A1, 1A2, 1A3	2, 4, 6, 10	buffer input
$1\overline{Y}0, 1\overline{Y}1, 1\overline{Y}2, 1\overline{Y}3$	3, 5, 7, 9	buffer output (active LOW)
V _{SS}	8	supply voltage
2\overline{Y}0, 2\overline{Y}1	13, 11	buffer output (active LOW)
2A0, 2A1	14, 12	buffer input
2 OE	15	output enable input (active LOW)
V_{DD}	16	supply voltage

7. Functional description

Table 3. Function table[1]

Inputs	Output	
nAn	nOE	n₹n
Н	L	L
L	L	Н
X	Н	Z

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care; Z = high-impedance OFF state.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DD}	supply voltage		-0.5	+18	V
I_{IK}	input clamping current	$V_{I} < 0.5 \text{ V or } V_{I} > V_{DD} + 0.5 \text{ V}$	-	±10	mA
V_{I}	input voltage		-0.5	$V_{DD} + 0.5$	V
I _{OK}	output clamping current	$V_O < 0.5 \text{ V or } V_O > V_{DD} + 0.5 \text{ V}$	-	±10	mA
I _{I/O}	input/output current		-	±10	mA
I_{DD}	supply current		-	50	mA
T _{stg}	storage temperature		-65	+150	°C
T _{amb}	ambient temperature		-40	+85	°C
P _{tot}	total power dissipation	$T_{amb} = -40 \text{ to } +85 ^{\circ}\text{C}$			
		DIP16 package	<u>[1]</u> -	750	mW
		SO16 package	[2] _	500	mW
Р	power dissipation		-	100	mW

^[1] For DIP16 package: P_{tot} derates linearly with 12 mW/K above 70 °C.

^[2] For SO16 package: P_{tot} derates linearly with 8 mW/K above 70 °C.

HEF40098B

9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DD}	supply voltage		3	-	15	V
V_{I}	input voltage		0	-	V_{DD}	V
T _{amb}	ambient temperature	in free air	-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	$V_{DD} = 5 V$	-	-	3.75	ns/V
		$V_{DD} = 10 \text{ V}$	-	-	0.5	ns/V
		$V_{DD} = 15 \text{ V}$	-	-	0.08	ns/V

10. Static characteristics

Table 6. Static characteristics

 $V_{SS} = 0 \ V$; $V_{I} = V_{SS} \ or \ V_{DD}$; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	T _{amb} =	–40 °C	T _{amb} = 25 °C		T _{amb} = 85 °C		Unit
				Min	Max	Min	Max	Min	Max	
V_{IH}	HIGH-level input voltage	$ I_{O} < 1 \mu A$	5 V	3.5	-	3.5	-	3.5	-	V
			10 V	7.0	-	7.0	-	7.0	-	V
			15 V	11.0	-	11.0	-	11.0	-	V
V_{IL}	LOW-level input voltage	$ I_O < 1 \mu A$	5 V	-	1.5	-	1.5	-	1.5	V
			10 V	-	3.0	-	3.0	-	3.0	V
			15 V	-	4.0	-	4.0	-	4.0	V
V_{OH}	HIGH-level output voltage	$ I_O < 1 \mu A$	5 V	4.95	-	4.95	-	4.95	-	V
			10 V	9.95	-	9.95	-	9.95	-	V
			15 V	14.95	-	14.95	-	14.95	-	V
V _{OL} LOW-I	LOW-level output voltage	$ I_{O} < 1 \mu A$	5 V	-	0.05	-	0.05	-	0.05	V
			10 V	-	0.05	-	0.05	-	0.05	V
			15 V	-	0.05	-	0.05	-	0.05	V
I _{OH}	HIGH-level output current	$V_0 = 2.5 \text{ V}$	5 V	-3.8	-	-3.2	-	-2.5	-	mΑ
		$V_0 = 4.6 \text{ V}$	5 V	-1.2	-	-1.0	-	-0.8	-	mΑ
		$V_0 = 9.5 V$	10 V	-3.8	-	-3.2	-	-2.5	-	mΑ
		$V_0 = 13.5 \text{ V}$	15 V	-12.0	-	-10.0	-	-8.0	-	mΑ
I _{OL}	LOW-level output current	$V_0 = 0.4 V;$	4.75 V	3.5	-	2.9	-	2.3	-	mΑ
		$V_0 = 0.5 V;$	10 V	12.0	-	10.0	-	8.0	-	mΑ
		$V_0 = 1.5 V;$	15 V	24.0	-	20.0	-	16.0	-	mΑ
I _I	input leakage current	$V_I = 0 V \text{ or } 15 V$	15 V	-	0.3	-	0.3	-	1.0	μΑ
I_{DD}	supply current	I _O = 0 A	5 V	-	4	-	4	-	30	μΑ
			10 V	-	8	-	8	-	60	μΑ
			15 V	-	16	-	16	-	120	μΑ
l _{OZ}	OFF-state output current		15 V	-	1.6	-	1.6	-	12.0	μΑ
C _I	input capacitance			-	-	-	7.5	-	-	pF

11. Dynamic characteristics

Table 7. Dynamic characteristics

V_{SS} = 0 V; T_{amb} = 25 °C; for test circuit see Figure 6; unless otherwise specified.

Symbol	Parameter	Conditions	V_{DD}	Extrapolation formula[1]	Min	Тур	Max	Unit
t _{PHL}	HIGH to LOW	nAn to nYn;	5 V	70 ns + (0.20 ns/pF) C _L	-	80	160	ns
	propagation delay	see Figure 4	10 V	31 ns + (0.08 ns/pF) C _L	-	35	70	ns
			15 V	22 ns + (0.06 ns/pF) C _L	-	25	50	ns
t _{PLH}	LOW to HIGH	nAn to nYn;	5 V	50 ns + (0.30 ns/pF) C _L	-	65	130	ns
	propagation delay	see Figure 4	10 V	24 ns + (0.13 ns/pF) C _L	-	30	60	ns
			15 V	23 ns + (0.05 ns/pF) C _L	-	25	50	ns
t _{THL}	HIGH to LOW output	see Figure 4	5 V	15 ns + (0.30 ns/pF) C _L	-	30	60	ns
	transition time		10 V	10 ns + (0.11 ns/pF) C _L	-	15	30	ns
			15 V	7 ns + (0.07 ns/pF) C _L	-	10	20	ns
t _{TLH}	LOW to HIGH output	see Figure 4	5 V	10 ns + (0.50 ns/pF) C _L	-	35	70	ns
transit	transition time		10 V	8 ns + (0.24 ns/pF) C _L	-	20	40	ns
			15 V	6 ns + (0.18 ns/pF) C _L	-	15	30	ns
t_{PHZ}	HiGH to OFF-state	nOE, to nYn; see Figure 5	5 V		-	45	85	ns
	propagation delay		10 V		-	35	65	ns
			15 V		-	30	60	ns
t_{PLZ}	LOW to OFF-state	nOE, to nYn;	5 V		-	65	135	ns
	propagation delay	see Figure 5	10 V		-	40	80	ns
			15 V		-	35	70	ns
t _{PZH}	OFF-state to HIGH	n OE , to nYn;	5 V		-	70	140	ns
	propagation delay	see <u>Figure 5</u>	10 V		-	35	75	ns
			15 V		-	30	65	ns
t _{PZL}	OFF-state to LOW	n OE , to nYn;	5 V		-	90	185	ns
	propagation delay	see Figure 5	10 V		-	40	85	ns
			15 V		-	35	70	ns


^[1] The typical value of the propagation delay and transition times are calculated from the extrapolation formula as shown (C_L in pF).

Table 8. Dynamic power dissipation P_D

 P_D can be calculated (in μW) from the formulas shown. $V_{SS} = 0$ V; $t_f = t_f \le 20$ ns; $T_{amb} = 25$ °C.


Symbol	Parameter	V_{DD}	Typical formula for P _D (μW)	where:
P_D	dynamic power	5 V	$P_D = 5000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	f_i = input frequency in MHz,
	dissipation	10 V	$P_D = 22800 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	fo = output frequency in MHz,
		15 V	$P_D = 81000 \times f_i + \Sigma (f_o \times C_L) \times V_{DD}^2$	C _L = output load capacitance in pF,
				V_{DD} = supply voltage in V,
				$\Sigma(C_L \times f_o)$ = sum of the outputs.

12. AC waveforms



Measurement points are given in $\underline{\text{Table 9}}$, V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 4. Input (nAn) to output (nYn) propagation delays





Measurement points are given in Table 9, V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig 5. 3-state enable and disable times

Table 9. Measurement points

Supply voltage	Input	Output		
V_{DD}	V _M	V _M	V _X	V _Y
5 V to 15 V	0.5V _{DD}	0.5V _{DD}	0.1V _{DD}	0.9V _{DD}





Test data is given in Table 10.

Definitions for test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator;

 V_{EXT} = External voltage for measuring switching times.

Fig 6. Test circuitry for switching times


Table 10. Test data

Supply voltage	Input		Load		V _{EXT}			
	V_l t_r, t_f		C _L	R_L	t _{PLH} , t _{PHL}	t _{PLZ} , t _{PZL}	t _{PHZ} , t _{PZH}	
5 V to 15 V	V_{DD}	≤ 20 ns	50 pF	1 kΩ	open	$2V_{DD}$	GND	

13. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	VERSION IEC JEDEC JEITA		JEITA		PROJECTION	1990E DATE	
SOT38-4						95-01-14 03-02-13	

Package outline SOT38-4 (DIP16) Fig 7.

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	JEITA		PROJECTION	135UE DATE
SOT109-1	076E07	MS-012				99-12-27 03-02-19

Fig 8. Package outline SOT109-1 (SO16)

14. Abbreviations

Table 11. Abbreviations

Acronym	Description
DUT	Device Under Test
ESD	ElectroStatic Discharge
НВМ	Human Body Model
MM	Machine Model

15. Revision history

Table 12. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes		
HEF40098B_5	20081031	Product data sheet	-	HEF40098B_4		
Modifications:	the data sh			·		
	 <u>Section 1 "General description"</u> temperature range statement modified. <u>Section 10 "Static characteristics"</u> I_I, I_{DD} and I_{OZ} values updated. 					
HEF40098B_4	20080731	Product data sheet	-	HEF40098B_CNV_3		
HEF40098B_CNV_3	19950101	Product specification	-	HEF40098B_CNV_2		
HEF40098B_CNV_2	19950101	Product specification	-	-		

16. Legal information

16.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

16.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

16.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

16.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

17. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com



18. Contents

1	General description
2	Features
3	Applications
4	Ordering information
5	Functional diagram 2
6	Pinning information 2
6.1	Pinning
6.2	Pin description
7	Functional description 3
8	Limiting values 3
9	Recommended operating conditions 4
10	Static characteristics 4
11	Dynamic characteristics 5
12	AC waveforms 6
13	Package outline 8
14	Abbreviations
15	Revision history
16	Legal information
16.1	Data sheet status
16.2	Definitions
16.3	Disclaimers
16.4	Trademarks11
17	Contact information 11
18	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

