

IDT71681SA/LA
IDT71682SA/LA

- Separate data inputs and outputs
- IDT71681SA/LA: outputs track inputs during write mode
- IDT71682SA/LA: high-impedance outputs during write mode
- High speed (equal access and cycle time)
 - Military: 15/20/25/35/45/55/70/85/100ns (max.)
 - Commercial: 15/20/25/35/45ns (max.)
- Low power consumption
- Battery backup operation—2V data retention (LA version only)
- High-density 24-pin 300-mil Ceramic or Plastic DIP, 24-pin CERPACk, and 28-pin leadless chip carrier
- Produced with advanced CMOS high-performance technology
- CMOS process virtually eliminates alpha particle soft-error rates
- Military product compliant to MIL-STD-883, Class B

The IDT71681/IDT71682 are 16,384-bit high-speed static RAMs organized as 4K x 4. They are fabricated using IDT's high-performance, high-reliability technology—CMOS. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective approach for high-speed memory applications.

Access times as fast as 15ns are available. These circuits also offer a reduced power standby mode. When $\overline{\text{CS}}$ goes HIGH, the circuit will automatically go to, and remain in, this standby mode as long as $\overline{\text{CS}}$ remains HIGH. In the standby mode, the devices consume less than 10 μW , typically. This capability provides significant system-level power and cooling savings. The low-power (LA) versions also offer a battery backup data retention capability where the circuit typically consumes only 1 μW operating off a 2V battery.

The diagram illustrates the internal architecture of the IDT71681/IDT71682 16Kb 16-bit SRAM. The main components are the ADDRESS DECODER, 16,384-BIT MEMORY ARRAY, INPUT DATA CONTROL, and I/O CONTROL blocks. The ADDRESS DECODER receives address inputs A0 and A11 (with vertical dots indicating intermediate bits) and is connected to the MEMORY ARRAY. The MEMORY ARRAY is also connected to the I/O CONTROL block. The INPUT DATA CONTROL block receives data inputs D1, D2, D3, and D4 (with vertical dots indicating intermediate bits) and is connected to the MEMORY ARRAY. The I/O CONTROL block manages the data flow between the MEMORY ARRAY and the data outputs Y1, Y2, Y3, and Y4. Control signals WE (Write Enable) and CS (Chip Select) are shown. WE is connected to the ADDRESS DECODER and the INPUT DATA CONTROL block. CS is connected to the ADDRESS DECODER and the I/O CONTROL block. A dashed box labeled "IDT71682 ONLY" shows an AND gate connecting WE and CS to the ADDRESS DECODER. Another dashed box labeled "IDT71681 ONLY" shows an AND gate connecting WE and CS to the I/O CONTROL block. Power supply connections for VCC and GND are shown at the top right.

2984 drw 01


MAY 1994

DESCRIPTION (Continued):


The IDT71681/IDT71682 are packaged in either space-saving 24-pin, 300-mil DIPs, CERPACKS, or 28-pin leadless chip carriers.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

PIN CONFIGURATIONS



DIP/SOIC/SOJ/CERPACK
TOP VIEW



LCC
TOP VIEW

PIN DESCRIPTIONS

Name	Description
A0 – A11	Address Inputs
$\overline{CS}$	Chip Select
$\overline{WE}$	Write Enable
D1 – D4	DATA _{IN}
Y1 – Y4	DATA _{OUT}
VCC	Power
GND	Ground

2984 tbl 01

TRUTH TABLE⁽³⁾

Mode	$\overline{CS}$	$\overline{WE}$	Output	Power
Standby	H	X	High-Z	Standby
Read	L	H	DATA _{OUT}	Active
Write ⁽¹⁾	L	L	DATA _{IN}	Active
Write ⁽²⁾	L	L	High-Z	Active

NOTES:

- For IDT71681 only.
- For IDT71682 only.
- H = V_{IH}, L = V_{IL}, X = don't care.

2984 tbl 02

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Mil.	Unit
V _{TERM}	Terminal Voltage with Respect to GND	–0.5 to +7.0	–0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	–55 to +125	°C
T _{BIAS}	Temperature Under Bias	–55 to +125	–65 to +135	°C
T _{STG}	Storage Temperature	–55 to +125	–65 to +150	°C
P _T	Power Dissipation	1.0	1.0	W
I _{OUT}	DC Output Current	50	50	mA

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2984 tbl 03

CAPACITANCE (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	8	pF

NOTE:

- This parameter is determined by device characterization, but is not production tested.

2984 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	−0.5 ⁽¹⁾	—	0.8	V

NOTE:

1. V_{IL} (min.) = −3.0V for pulse width less than 20ns, once per cycle.

2984 tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	V _{CC}
Military	−55°C to +125°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%

2984 tbl 06

DATA RETENTION CHARACTERISTICS

(LA Version Only; V_{LC} = 0.2V, V_{HC} = V_{CC} − 0.2V)


Symbol	Parameter	Test Condition	IDT71681/2LA			Unit	
			Min.	Typ. ⁽¹⁾	Max.		
VDR	VCC for Data Retention	$\overline{\text{CS}} \geq \text{V}_{\text{HC}}$ $\text{V}_{\text{IN}} \geq \text{V}_{\text{HC}}$ or $\leq \text{V}_{\text{LC}}$	2.0	—	—	V	
ICCDR	Data Retention Current		MIL.	— —	0.5 ⁽²⁾ 1.0 ⁽³⁾	100 ⁽²⁾ 150 ⁽³⁾	μA
			COM'L.	— —	0.5 ⁽²⁾ 1.0 ⁽³⁾	20 ⁽²⁾ 30 ⁽³⁾	μA
tCDR ⁽⁵⁾	Chip Deselect to Data Retention Time		0	—	—	ns	
tR ⁽⁵⁾	Operation Recovery Time		tRC ⁽⁴⁾	—	—	ns	

NOTES:

- T_A = +25°C.
- At V_{CC} = 2V
- At V_{CC} = 3V
- t_{RC} = Read Cycle Time.
- This parameter is guaranteed by device characterization, but is not production tested.

2984 tbl 07

LOW V_{CC} DATA RETENTION WAVEFORM



2984 drw 04

DC ELECTRICAL CHARACTERISTICS

V_{CC} = 5.0V ± 10%

Symbol	Parameter	Test Condition	IDT71681/2SA			IDT71681/2LA			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
I _I	Input Leakage Current	V _{CC} = Max., V _{IN} = GND to V _{CC}	—	—	10 5	—	—	5 2	μA
I _O	Output Leakage Current	V _{CC} = Max., $\overline{\text{CS}} = \text{V}_{\text{IH}}$, V _{OUT} = GND to V _{CC}	—	—	10 5	—	—	5 2	μA
V _{OL}	Output Low Voltage	I _{OL} = 10mA, V _{CC} = Min.	—	—	0.5	—	—	0.5	V
		I _{OL} = 8mA, V _{CC} = Min.	—	—	0.4	—	—	0.4	
V _{OH}	Output High Voltage	I _{OH} = −4mA, V _{CC} = Min.	2.4	—	—	2.4	—	—	V

2984 tbl 08

DC ELECTRICAL CHARACTERISTICS^(1,5)

(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	71681x15 71682x15		71681x20 71682x20		71681x25 71682x25		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = 0 ⁽³⁾	SA	110	120	90	100	90	100	mA
		LA	—	—	70	80	70	80	
I _{CC2}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽³⁾	SA	145	165	120	120	110	120	mA
		LA	—	—	100	110	90	100	
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽³⁾	SA	55	65	45	55	35	45	mA
		LA	—	—	30	35	25	30	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽³⁾	SA	20	20	20	20	3	10	mA
		LA	—	—	0.5	0.3	0.5	0.3	

DC ELECTRICAL CHARACTERISTICS (Continued)^(1,5)

(V_{CC} = 5.0V ± 10%, V_{LC} = 0.2V, V_{HC} = V_{CC} - 0.2V)

Symbol	Parameter	Power	71681x35 71682x35		71681x45 71682x45		71681x55 ⁽⁴⁾ 71682x55 ⁽⁴⁾		71681x70 ^(2,4) 71682x70 ^(2,4)		Unit
			Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	Com'l.	Mil.	
I _{CC1}	Operating Power Supply Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = 0 ⁽³⁾	SA	90	100	90	100	—	100	—	100	mA
		LA	70	80	70	80	—	80	—	80	
I _{CC2}	Dynamic Operating Current $\overline{CS} \leq V_{IL}$, Outputs Open, V _{CC} = Max., f = f _{MAX} ⁽³⁾	SA	100	110	100	110	—	110	—	110	mA
		LA	80	90	70	80	—	80	—	80	
I _{SB}	Standby Power Supply Current (TTL Level) $\overline{CS} \geq V_{IH}$, V _{CC} = Max., Outputs Open, f = f _{MAX} ⁽³⁾	SA	30	35	30	35	—	35	—	35	mA
		LA	20	25	20	25	—	20	—	20	
I _{SB1}	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \geq V_{HC}$, V _{CC} = Max., V _{IN} ≥ V _{HC} or V _{IN} ≤ V _{LC} , f = 0 ⁽³⁾	SA	3	10	3	10	—	10	—	10	mA
		LA	0.5	0.3	0.5	0.3	—	0.3	—	0.3	

NOTES:

1. All values are maximum guaranteed values.
2. Also available 85 and 100ns military devices.
3. f_{MAX} = 1/t_{RC}, only address inputs are cycling at f_{MAX}. f = 0 means no address inputs are changing.
4. -55°C to +125°C temperature range only.
5. "x" in part numbers indicates power rating (SA or LA).

2984 tbl 09

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2984 tbl 10




Figure 1. AC Test Load




Figure 2. AC Test Load
(for tCLZ, tCHZ, tWHZ, and tOW)

*Includes scope and jig capacitances

AC ELECTRICAL CHARACTERISTICS⁽³⁾ (V_{CC} = 5.0V ± 10%, All Temperature Ranges)

Symbol	Parameter	71681x15 71682x15		71681x20 71682x20		71681x25 71682x25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
		Read Cycle						
tRC	Read Cycle Time	15	—	20	—	25	—	ns
tAA	Address Access Time	—	15	—	20	—	25	ns
tACS	Chip Select Access Time	—	15	—	20	—	25	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	ns
tCLZ ⁽²⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	ns
tCHZ ⁽²⁾	Chip Select to Output in High-Z	—	7	—	9	—	10	ns
tPU ⁽²⁾	Chip Select to Power Up Time	0	—	0	—	0	—	ns
tPD ⁽²⁾	Chip Select to Power Down Time	—	15	—	20	—	25	ns

AC ELECTRICAL CHARACTERISTICS⁽³⁾ (Continued) (V_{CC} = 5.0V ± 10%, All Temperature Ranges)


Symbol	Parameter	71681x35 71682x35		71681x45 71682x45		71681x55 ⁽¹⁾ 71682x55 ⁽¹⁾		71681x70 ⁽¹⁾ 71682x70 ⁽¹⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		Read Cycle								
tRC	Read Cycle Time	35	—	45	—	55	—	70	—	ns
tAA	Address Access Time	—	35	—	45	—	55	—	70	ns
tACS	Chip Select Access Time	—	35	—	45	—	55	—	70	ns
tOH	Output Hold from Address Change	3	—	3	—	3	—	3	—	ns
tCLZ ⁽²⁾	Chip Select to Output in Low-Z	5	—	5	—	5	—	5	—	ns
tCHZ ⁽²⁾	Chip Select to Output in High-Z	—	15	—	20	—	25	—	30	ns
tPU ⁽²⁾	Chip Select to Power-Up Time	0	—	0	—	0	—	0	—	ns
tPD ⁽²⁾	Chip Select to Power-Down Time	—	35	—	40	—	50	—	60	ns

NOTES:

1. -55°C to +125°C temperature range only.
2. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
3. "x" in part numbers indicates power rating (SA or LA).


2984 tbl 11

TIMING WAVEFORM OF READ CYCLE NO. 1^(1, 2)



2984 drw 07

TIMING WAVEFORM OF READ CYCLE NO. 2^(1, 3)



2984 drw 08

NOTES:

- $\overline{WE}$ is HIGH for Read cycle.
- Device is continuously selected, $\overline{CS}$ is LOW.
- Address valid prior to or coincident with $\overline{CS}$ transition LOW.
- Transition is measured $\pm 200\text{mV}$ from steady state.
- All read cycle timings are referenced from the last valid address to the first transmitting address.

AC ELECTRICAL CHARACTERISTICS⁽³⁾ ($V_{CC} = 5.0\text{V} \pm 10\%$, All Temperature Ranges)

Symbol	Parameter	71681x15 71682x15		71681x20 71682x20		71681x25 71682x25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write Cycle								
tWC	Write Cycle Time	15	—	20	—	20	—	ns
tCW	Chip Select to End of Write	15	—	20	—	20	—	ns
tAW	Address Valid to End of Write	15	—	20	—	20	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	15	—	20	—	20	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	9	—	10	—	10	—	ns
tDH	Data Hold Time	0	—	0	—	0	—	ns
tY ⁽²⁾	Data Valid to Output Valid (71681 only)	—	15	—	20	—	25	ns
tWY ⁽²⁾	Write Enable to Output Valid (71681 only)	—	15	—	20	—	25	ns
tWHZ ⁽²⁾	Write Enable to Output in High-Z (71682 only)	—	6	—	7	—	7	ns
tOW ⁽²⁾	Output Active from End of Write (71682 only)	0	—	0	—	0	—	ns

AC ELECTRICAL CHARACTERISTICS (Continued) ($V_{CC} = 5.0V \pm 10\%$, All Temperature Ranges)


Symbol	Parameter	71681x35 71682x35		71681x45 71682x45		71681x55 ⁽¹⁾ 71682x55 ⁽¹⁾		71681x70 ⁽¹⁾ 71682x70 ⁽¹⁾		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
		Write Cycle								
tWC	Write Cycle Time	30	—	40	—	50	—	60	—	ns
tCW	Chip Select to End of Write	25	—	35	—	50	—	60	—	ns
tAW	Address Valid to End of Write	25	—	35	—	50	—	60	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	0	—	ns
tWP	Write Pulse Width	25	—	30	—	35	—	40	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	0	—	ns
tDW	Data Valid to End of Write	15	—	20	—	20	—	25	—	ns
tDH	Data Hold Time	3	—	3	—	3	—	3	—	ns
tY ⁽²⁾	Data Valid to Output Valid (71681 only)	—	30	—	35	—	35	—	40	ns
tWY ⁽²⁾	Write Enable to Output Valid (71681 only)	—	30	—	35	—	35	—	40	ns
tWHZ ⁽²⁾	Write Enable to Output in High-Z (71682 only)	—	13	—	20	—	25	—	30	ns
tOW ⁽²⁾	Output Active from End of Write (71682 only)	0	—	0	—	0	—	0	—	ns

NOTES:

1. -55°C to $+125^{\circ}\text{C}$ temperature range only.
2. This parameter guaranteed with AC Load (Figure 2) by device characterization, but is not production tested.
3. "x" in part numbers indicates power rating (SA or LA).


2984 tbl 12

TIMING WAVEFORM OF WRITE CYCLE NO. 1 ($\overline{\text{WE}}$ CONTROLLED)^(1,7)



2984 drw 09

TIMING WAVEFORM OF WRITE CYCLE NO. 2 ($\overline{CS}$ CONTROLLED)^(1,6)



- NOTES:**
- $\overline{WE}$ or $\overline{CS}$ must be HIGH during all address transitions.
 - If the $\overline{CS}$ goes HIGH simultaneously with $\overline{WE}$ HIGH, the outputs remain in a high-impedance state.
 - Transition is measured $\pm 200\text{mV}$ from steady state.
 - For IDT71681 only.
 - For IDT71682 only.
 - A write occurs during the overlap of a LOW $\overline{CS}$ and a LOW $\overline{WE}$.
 - t_{WR} is measured from the earlier of $\overline{CS}$ or $\overline{WE}$ going HIGH to the end of the write cycle.
 - All write cycle timings are referenced from the last valid address to the first transitioning address.

ORDERING INFORMATION

IDT	XXXXX	XX	XXX	XX	X	
	Device Type	Power	Speed	Package	Process/ Temperature Range	
					Blank B	Commercial (0°C to +70°C) Military (–55°C to +125°C) Compliant to MIL-STD-883, Class B
					P D L E	300mil Plastic DIP (P24–1) 300mil Ceramic DIP (D24–1) Leadless Chip Carrier (L28–1) 300mil CERPACK (E24–1)
					15 20 25 35 45 55 70 85 100	} Speed in nanoseconds Military Only Military Only Military Only Military Only
					SA LA	Standard Power Low Power
					71681 71682	(4K x 4 SRAM) Outputs Follow Inputs (4K x 4 SRAM) High Impedance Outputs