

1.8-V PHASE LOCK LOOP CLOCK DRIVER

FEATURES

- 1.8-V/1.9-V Phase Lock Loop Clock Driver for Double Data Rate (DDR II) Applications
- Spread Spectrum Clock Compatible
- Operating Frequency: 125 MHz to 410 MHz
- Application Frequency: 160 MHz to 410 MHz
- Low Current Consumption: <200 mA Typ
- Low Jitter (Cycle-Cycle): ± 40 ps
- Low Output Skew: 35 ps
- Stabilization Time <6 μ s
- Distributes One Differential Clock Input to Ten Differential Outputs
- 52-Ball μ BGA (MicroStar Junior™ BGA, 0,65-mm pitch)
- External Feedback Pins (FBIN, $\overline{\text{FBIN}}$) are Used to Synchronize the Outputs to the Input Clockst
- Meets or Exceeds CUA877/CAU878 Specification PLL Standard for PC2-3200/4300/5300/6400o
- Fail-Safe Inputs

DESCRIPTION

The CDCUA877 is a high-performance, low-jitter, low-skew, zero-delay buffer that distributes a differential clock input pair (CK, $\overline{\text{CK}}$) to ten differential pairs of clock outputs (Yn , $\overline{\text{Yn}}$) and to one differential pair of feedback clock outputs (FBOU, $\overline{\text{FBOU}}$). The clock outputs are controlled by the input clocks (CK, $\overline{\text{CK}}$), the feedback clocks (FBIN, $\overline{\text{FBIN}}$), the LVCMOS control pins (OE, OS), and the analog power input (AV_{DD}). When OE is low, the clock outputs, except FBOU/ $\overline{\text{FBOU}}$, are disabled while the internal PLL continues to maintain its locked-in frequency. OS (output select) is a program pin that must be tied to GND or V_{DD} . When OS is high, OE functions as previously described. When OS and OE are both low, OE has no effect on $\text{Y7}/\overline{\text{Y7}}$, they are free running. When AV_{DD} is grounded, the PLL is turned off and bypassed for test purposes.

When both clock inputs (CK, $\overline{\text{CK}}$) are logic low, the device enters in a low power mode. An input logic detection circuit on the differential inputs, independent from input buffers, detects the logic low level and performs in a low power state where all outputs, the feedback, and the PLL are off. When the clock inputs transition from being logic low to being differential signals, the PLL turns back on, the inputs and the outputs are enabled, and the PLL obtains phase lock between the feedback clock pair (FBIN, $\overline{\text{FBIN}}$) and the clock input pair (CK, $\overline{\text{CK}}$) within the specified stabilization time.

The CDCUA877 is able to track spread spectrum clocking (SSC) for reduced EMI. This device operates from -40°C to 85°C .

AVAILABLE OPTIONS

T_{A}	52-Ball BGA ⁽¹⁾
-40°C to 85°C	CDCUA877ZQL


- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MicroStar Junior is a trademark of Texas Instruments.

MicroStar™ Junior (GQL) Package
(TOP VIEW)



NC – No Connection
NB – No Ball

Table 1. Terminal Functions

NAME	BGA	MLF	I/O	DESCRIPTION
AGND	G1	7		Analog ground
AV _{DD}	H1	8		Analog power
CK	E1	4	I	Clock input with a (10 kΩ to 100 kΩ) pulldown resistor
$\overline{\text{CK}}$	F1	5	I	Complementary clock input with a (10 kΩ to 100 kΩ) pulldown resistor
FBIN	E6	27	I	Feedback clock input
$\overline{\text{FBIN}}$	F6	26	I	Complementary feedback clock input
FBOU _T	H6	24	O	Feedback clock output
$\overline{\text{FBOU}}_{\text{T}}$	G6	25	O	Complementary feedback clock output
OE	F5	22	I	Output enable (asynchronous)
OS	D5	21	I	Output select (tied to GND or VDD)
GND	B2, B3, B4, B5, C2, C5, H2, H5, J2, J3, J4, J5	10		Ground
V _{DDQ}	D2, D3, D4, E2, E5, F2, G2, G3, G4, G5	1, 6, 9, 15, 20, 23, 28, 31, 36		Logic and output power
Y[0:9]	A2, A1, D1, J1, K3, A5, A6, D6, J6, K4	38, 39, 3, 11, 14, 34, 33, 29, 19, 16	O	Clock outputs
$\overline{\text{Y}}[0:9]$	A3, B1, C1, K1, K2, A4, B6, C6, K6, K5	37, 40, 2, 12, 13, 35, 32, 30, 18, 17	O	Complementary clock outputs

Table 2. Function Table

INPUTS					OUTPUTS				PLL
AV _{DD}	OE	OS	CK	$\overline{\text{CK}}$	Y	$\overline{\text{Y}}$	FBOU _T	$\overline{\text{FBOU}}_{\text{T}}$	
GND	H	X	L	H	L		L	H	Bypassed/Off
GND	H	X	H	L	H		H	L	Bypassed/Off
GND	L	H	L	H	L _Z	L _Z	L	H	Bypassed/Off
GND	L	L	H	L	L _Z Y7 Active	L _Z $\overline{\text{Y}}7$ Active	H	L	Bypassed/Off
1.8 V Nomnal	L	H	L	H	L _Z	L _Z	L	H	On
1.8 V Nomnal	L	L	H	L	L _Z Y7 Active	L _Z $\overline{\text{Y}}7$ Active	H	L	On
1.8 V Nomnal	H	X	L	H	L	H	L	H	On
1.8 V Nomnal	H	X	H	L	H	L	H	L	On
1.8 V Nomnal	X	X	L	L	L _Z	L _Z	L _Z	L _Z	Off
X	X	X	H	H	Reserved				




Figure 1. Logic Diagram (Positive Logic)

ABSOLUTE MAXIMUM RATINGSover operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT
V_{DDQ} A_{VDD}	Supply voltage range	–0.5 to 2.5	V
V_I	Input voltage range ^{(2) (3)}	–0.5 to $V_{DDQ} + 0.5$	V
V_O	Output voltage range ^{(2) (3)}	–0.5 to $V_{DDQ} + 0.5$	V
I_{IK}	Input clamp current, ($V_I < 0$ or $V_I > V_{DDQ}$)	±50	mA
I_{OK}	Output clamp voltage, ($V_O < 0$ or $V_O > V_{DDQ}$)	±50	mA
I_O	Continuous output current, ($V_O = 0$ to V_{DDQ})	±50	mA
I_{DDC}	Continuous current through each V_{DDQ} or GND	±100	mA
$R_{\theta JA}$	Thermal resistance, junction-to-ambient ⁽⁴⁾	No airflow	151.9
		Airflow 150 ft/min	146.1
$R_{\theta JC}$	Thermal resistance, junction-to-case ⁽⁴⁾	No airflow	102.4
T_{STG}	Storage temperature range	–65 to 150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(3) This value is limited to 2.5 V maximum.

(4) The package thermal impedance is calculated in accordance with JESD51 and JEDEC2S1P (high-k board).

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{DDQ}	Output supply voltage		1.7	1.8	1.9	V
AV _{DD}	Supply voltage ⁽¹⁾		V _{DDQ}			
V _{IL}	Low-level input voltage ⁽²⁾	CK, $\overline{\text{CK}}$, OE, OS	0.35 × V _{DDQ}			V
V _{IH}	High-level input voltage ⁽²⁾	CK, $\overline{\text{CK}}$, OE, OS	0.65 × V _{DDQ}			V
I _{OH}	High-level output current (see Figure 2)		–9			mA
I _{OL}	Low-level output current (see Figure 2)		9			mA
V _{IX}	Input differential-pair cross voltage		(V _{DDQ} /2)–0.15	(V _{DDQ} /2)+0.15		V
V _I	Input voltage level		–0.3	V _{DDQ} +0.3		V
V _{ID}	Input differential voltage ⁽²⁾ (see Figure 10)	DC	0.3	V _{DDQ} +0.4		V
		AC	0.6	V _{DDQ} +0.4		V
T _A	Operating free-air temperature		–40		85	°C

(1) The PLL is turned off and bypassed for test purposes when AV_{DD} is grounded. During this test mode, V_{DDQ} remains within the recommended operating conditions and no timing parameters are ensured.

(2) V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$, see [Figure 10](#) for definition. The CK and $\overline{\text{CK}}$ V_{IH} and V_{IL} limits define the dc low and high levels for the logic detect state.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	AV _{DD} , V _{DDG}	MIN	TYP	MAX	UNIT
V _{IK}	Input (cl inputs)	I _I = -18 mA	1.7 V			-1.2	V
V _{OH}	High-level output voltage	I _{OH} = -100 mA	1.7 V to 1.9 V	V _{DDQ} - 0.2			V
		I _{OH} = -9 mA	1.7 V	1.1			
V _{OL}	Low-level output voltage	I _{OL} = 100 µA				0.1	V
		I _{OL} = 9 mA	1.7 V			0.6	
I _{O(DL)}	Low-level output current, disabled	V _{O(DL)} = 100 mV, OE = L	1.7 V	100			µA
V _{OD}	Differential output voltage ⁽¹⁾		1.7 V	0.5			V
I _I	Input current	CK, $\overline{\text{CK}}$	1.9 V			±250	µA
		OE, OS, FBIN, $\overline{\text{FBIN}}$	1.9 V			±10	
I _{DD(LD)}	Supply current, static (I _{DDQ} + I _{ADD})	CK and $\overline{\text{CK}}$ = L	1.9 V			500	µA
I _{DD}	Supply current, dynamic (I _{DDQ} + I _{ADD}) (see ⁽²⁾ for C _{PD} calculation)	CK and $\overline{\text{CK}}$ = 410 MHz, All outputs are open (not connected to a PCB)	1.9 V			225	mA
		All outputs are loaded with 2 pF and 120-Ω termination resistor, CK and $\overline{\text{CK}}$ = 410 MHz	1.9 V			225	mA
C _I	Input capacitance	CK, $\overline{\text{CK}}$	V _I = V _{DD} or GND	1.8 V	2	3	pF
		FBIN, $\overline{\text{FBIN}}$	V _I = V _{DD} or GND	1.8 V	2	3	
C _{I(Δ)}	Change in input current	CK, $\overline{\text{CK}}$	V _I = V _{DD} or GND	1.8 V		0.25	pF
		FBIN, $\overline{\text{FBIN}}$	V _I = V _{DD} or GND	1.8 V		0.25	

(1) V_{OD} is the magnitude of the difference between the true and complimentary outputs. See [Figure 10](#) for a definition.

(2) Total I_{DD} = I_{DDQ} + I_{ADD} = f_{CK} × C_{PD} × V_{DDQ}, solving for C_{PD} = (I_{DDQ} + I_{ADD})/(f_{CK} × V_{DDQ}) where f_{CK} is the input frequency, V_{DDQ} is the power supply, and C_{PD} is the power dissipation capacitance.

TIMING REQUIREMENTS

over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{CK}	Clock frequency (operating) ^{(1) (2)}	AV _{DD} , V _{DD} = 1.8 V ±0.1 V	125		410	MHz
	Clock frequency (application) ^{(1) (3)}	AV _{DD} , V _{DD} = 1.8 V ±0.1 V	160		410	MHz
t _{DC}	Duty cycle, input clock	AV _{DD} , V _{DD} = 1.8 V ±0.1 V	40%		60%	
t _L	Stabilization time ⁽⁴⁾	AV _{DD} , V _{DD} = 1.8 V ±0.1 V			6	µs

(1) The PLL must be able to handle spread spectrum induced skew.

(2) Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters (used for low speed system debug).

(3) Application clock frequency indicates a range over which the PLL must meet all timing parameters.


(4) Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal, within the value specified by the static phase offset t_φ, after power up. During normal operation, the stabilization time is also the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal when CK and $\overline{\text{CK}}$ go to a logic low state, enter the power-down mode, and later return to active operation. CK and $\overline{\text{CK}}$ may be left floating after they have been driven low for one complete clock cycle.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)⁽¹⁾

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{en}	Enable time, OE to any $\overline{Y}/\overline{Y}$	See Figure 12			8	ns
t_{dis}	Disable time, OE to any $\overline{Y}/\overline{Y}$	See Figure 12			8	ns
$t_{jit(cc+)}$	Cycle-to-cycle period jitter ⁽²⁾	160 MHz to 410 MHz, See Figure 5	0		40	ps
$t_{jit(cc-)}$			0		–40	
$t_{(\phi)}$	Static phase offset time ⁽³⁾	See Figure 6	–50		50	ps
$t_{(\phi)dyn}$	Dynamic phase offset time, ⁽⁴⁾	See Figure 11	–20		20	ps
$t_{sk(o)}$	Output clock skew ⁽⁴⁾	See Figure 7			35	ps
$t_{jit(per)}$	Period jitter ⁽²⁾⁽⁵⁾	160 MHz to 270 MHz, see Figure 8	–30		30	ps
		271 MHz to 410 MHz, see Figure 8	–20		20	
$t_{jit(hper)}$	Half-period jitter ⁽²⁾⁽⁵⁾	160 MHz to 270 MHz, see Figure 9	–75		75	ps
		271 MHz to 410 MHz, see Figure 9	–50		50	
$\Sigma t_{(su)}$	$ t_{jit(per)} + t_{(\phi)dyn} + t_{sk(o)}$ ⁽⁶⁾	271 MHz to 410 MHz			80	ps
$\Sigma t_{(h)}$	$ t_{(\phi)dyn} + t_{sk(o)}$ ⁽⁶⁾	271 MHz to 410 MHz			60	ps
SR	Slew rate, OE	See Figure 3 and Figure 8	0.5			V/ns
	Input clock skew rate	See Figure 3 and Figure 8	1	2.5	4	
	Output clock slew rate ⁽⁷⁾⁽⁸⁾	See Figure 3 and Figure 8	1.5	2.5	3	
V_{OX}	Output differential-pair cross voltage ⁽⁹⁾	See Figure 2	$(V_{DDQ}/2) - 0.1$		$(V_{DDQ}/2) + 0.1$	V
	SSC modulation frequency		30		33	kHz
	SSC clock input frequency deviation		0%		–0.5%	
	PLL loop bandwidth		2			MHz

- (1) There are two different terminations that are used with the following tests. The load/board in [Figure 2](#) is used to measure the input and output differential-pair cross voltage only. The load/board in [Figure 3](#) is used to measure all other tests. For consistency, equal length cables must be used.
- (2) This parameter is assured by design and characterization.
- (3) Phase static offset time does not include jitter.
- (4) For full frequency range of 160MHz to 410MHz.
- (5) Period jitter, half-period jitter specifications are separate specifications that must be met independently of each other.
- (6) In the frequency range of 271 MHz to 410 MHz, the minimum and maximum values of $t_{jit(per)}$ and $t_{(\phi)dyn}$ and the maximum value for $t_{sk(o)}$ must not exceed the corresponding minimum and maximum values of the 160 MHz to 270 MHz range. In addition, the sum of the specified values for $|t_{jit(per)}|$, $|t_{(\phi)dyn}|$, and $t_{sk(o)}$ must meet the requirements for the $\Sigma t_{(su)}$ and the sum of the specified values for $|t_{(\phi)dyn}|$ and $t_{sk(o)}$ must meet the requirements for the $\Sigma t_{(h)}$.
- (7) The output slew rate is determined from the IBIS model into the load shown in [Figure 4](#).
- (8) To eliminate the impact of input slew rates on static phase offset, the input skew rates of reference clock input CK and $\overline{CK}$ and feedback clock inputs FBIN and $\overline{FBIN}$ are recommended to be nearly equal. The 2.5-V/ns skew rates are shown as a recommended target. Compliance with these typical values is not mandatory if it can adequately shown that alternative characteristics meet the requirements of the registered DDR2 DIMM application.
- (9) Output differential-pair cross voltage specified at the DRAM clock input or the test load.






Figure 5. Cycle-To-Cycle Period Jitter




Figure 6. Static Phase Offset






Figure 7. Output Skew



f_0 = Average Input Frequency Measured at CK/CK

Figure 8. Period Jitter



(f_0 = Average Input Frequency Measured at CK/CK)

Figure 9. Half-Period Jitter




Figure 10. Input and Output Slew Rates




Figure 11. Dynamic Phase Offset





Figure 12. Time Delay Between OE and Clock Output (Y, $\bar{Y}$)



- Place the 2200-pF capacitor close to the PLL.
- Use a wide trace for the PLL analog power and ground. Connect PLL and capacitors to AGND trace and connect trace to one GND via (farthest from the PLL).
- Recommended bead: Fair-Rite PN 2506036017Y0 or equivalent (0.8Ω dc maximum, 600Ω at 100 MHz).

Figure 13. Recommended AV_{DD} Filtering

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
CDCUA877NMKR	Active	Production	NFBGA (NMK) 52	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	CDCUA877
CDCUA877NMKR.A	Active	Production	NFBGA (NMK) 52	1000 LARGE T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	CDCUA877
CDCUA877NMKT	Active	Production	NFBGA (NMK) 52	250 SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	CDCUA877
CDCUA877NMKT.A	Active	Production	NFBGA (NMK) 52	250 SMALL T&R	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	CDCUA877

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.


⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCUA877NMR	NFBGA	NMK	52	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCUA877NMKR	NFBGA	NMK	52	1000	336.6	336.6	28.6




4225135/A 08/2019


NOTES:

NanoFree is a trademark of Texas Instruments.

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.




LAND PATTERN EXAMPLE
SCALE: 10X



4225135/A 08/2019

NOTES: (continued)

- Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. Refer to Texas Instruments Literature number SNVA009 (www.ti.com/lit/snva009).



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

NOTES: (continued)

- 4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated