

M5243BFP

3-element 2-ch Graphic Equalizer IC

REJ03F0082-0100Z Rev.1.0 Sep.22.2003

Description

This 2-ch, 3-element graphic equalizer IC is ideal for Hi-Fi audio devices, and features three transistor-type resonance circuits and an output operating amp that handles two channels built into it. It is designed for use in radio cassette players, car stereos, portable stereos and other devices.


Features

- Two-channel (stereo) processing is possible with single IC.
- An internal reference voltage circuit eliminates the need for a large-volume capacitor and makes it possible to use fewer components.
- The Gv can be varied using an external resistor.
- Low noise V_{NO} FLAT = 4 μV_{rms} (standard)


Recommended Operating Conditions

Rated power dissipation: 550 mW (FP)


System Configuration



Block Diagram




Pin Configuration



Absolute Maximum Ratings

(Unless otherwise noted, $Ta = 25^{\circ}C$)

Symbol	Item	Conditions	Rated values	Unit
Vcc	Power supply voltage		16	V
I _{LP}	Current load		30	mA
P_d	Internal power dissipation		550	mW
T_{opr}	Ambient operating temperature		-20 to +75	°C
T _{stg}	Storage temperature		-55 to +125	°C




Electrical Characteristics

(Unless otherwise noted, $Ta = 25^{\circ}C$)

Symbol	Item		Measurement		Limits	Unit		
			conditions	f (Hz)	Min.	Тур.	Max.	_
Icc	Circuit current			_	9.0	12.5	16.0	mA
Gv (FLAT)	AT) Voltage gain Flat		V1 = -10dBm	1k	-2.0	-0.5	1.0	dB
Gv	-	Boost	V1 = -10dBm	100	10.0	12.0	14.0	
(BOOST)			Vi = 0 dBm	1k	10.0	12.0	14.0	
			Rg = 4.7k	10k	10.0	12.0	14.0	
Gv (CUT)	-	Cut	_	100	-14.0	-12.0	-10.0	
				1k	-14.0	-12.0	-10.0	
				10k	-10.0	-12.0	-10.0	_
THD	Total harmonic	distortion	Vi = 1Vms All FLAT	1k	_	0.003	0.1	%
V _{OM}	Maximum out p	ut voltage	THD = 0.1% All FLAT	1k	1.5	1.9	_	Vrms
C.C	Channel separa	ation	V1 = -10 dBm All FLAT	1k	60	75	_	dB
H.R	Hum rejection		V1 = -10 dBm All FLAT	120	55	65	_	dB
V _{NO}	Output noise vo	ltage	All FLAT BW: 10 Hz to 30 kHz	_	_	3.5	15	μVrms
V _M	Midpoint potent	ial		_	3.5	4.5	5.5	V


Test Circuit



Switch matrices


Volt GV Ch2 Ch2	Item				RSW 1	RSW 2	SW 1	SW	SW 3-1	SW 4-1	SW	SW 3-2	SW	SW	SW	SW 7	Remarks
Volt GV age (FLAT) Ch2 2 2 2 0N - - - - - - - - -	Circuit current lee			1		1	2	3-1	4-1	2-2	3-2	4-2	5	6			
Age gain GFLAT)	Circu	ii current ict	•		_		_	_	_	_	_	_	_	_	OFF	OFF	
Sality			ch1		1	1	ON	2	2	2	-	-	-	ch1	ON	OFF	
GV	•	(FLAT)	ch2		2	2	ON	-	-	_	2	2	2	ch2	ON	OFF	
National content of the content of	gain	Gv	ch	100 Hz	1	1	ON	1	2	2	-	-	-	ch1	ON	OFF	
Channel separation Channel Channel separation Channel separation Channel separation Channel Channel		(BOOST)	1	1 Hz	1	1	ON	2	1	2	_	_	_	ch1	ON	OFF	
Part				10 Hz	1	1	ON	2	2	1	_	_	_	ch1	ON	OFF	
Maximum output voltage Vom Ch2			ch	100 Hz	2	2	ON	_	_	_	1	2	2	ch2	ON	OFF	
Country Coun			2	1 Hz	2	2	ON	_	_	_	2	1	2	ch2	ON	OFF	
CUT 1				10 Hz	2	2	ON	_	_	_	2	2	1	ch2	ON	OFF	
10 Hz		Gv	ch	100 Hz	1	1	ON	3	2	2	_	_	_	ch1	ON	OFF	
ch 100 Hz 2 2 ON - - - 3 2 2 ch2 ON OFF 1 Hz 2 2 ON - - - 2 3 2 ch2 ON OFF Maximum output voltage VoM 6h1 1 1 ON 2 2 2 - <		(CUT)	1	1 Hz	1	1	ON	2	3	2	_	_	_	ch1	ON	OFF	
Total harmonic distortion THD (FLAT) Total harmonic Separation Channel separation Cha				10 Hz	1	1	ON	2	2	3	_	_	_	ch1	ON	OFF	
Maximum output voltage Vom Ch2 2 2 0N - - - 2 2 3 ch2 0N OFF			ch	100 Hz	2	2	ON	_	_	_	3	2	2	ch2	ON	OFF	
Maximum output voltage VoM ch1 1 1 ON 2 2 2 - - ch1 ON OFF Ch2 2 2 2 ON - - - 2 2 2 2 0N OFF Total harmonic distortion THD (FLAT) ch1 1 1 ON 2 2 2 - - - ch1 ON OFF Set SW SW4 to Set SW SW4 to			2	1 Hz	2	2	ON	_	_	_	2	3	2	ch2	ON	OFF	
voltage VoM Ch2 2 2 0N - - - 2 2 2 ch2 0N OFF Total harmonic distortion THD (FLAT) Ch1 1 1 0N 2 2 2 - - - ch1 0N OFF Set SW SW4 to SW4 to SW2 SW4 SW2 SW4 SW2 SW4 SW2 SW4 SW2 SW4 SW2 SW4 SW2 SW2 SW4 SW2 SW4 SW2 SW2 SW4 SW2				10 Hz	2	2	ON	_	_	_	2	2	3	ch2	ON	OFF	
Total harmonic distortion THD (FLAT) Ch2			1	1	ON	2	2	2	-	-	-	ch1	ON	OFF			
Set SW to SW4				ch2	2	2	ON	-	-	-	2	2	2	ch2	ON	OFF	
Output noise voltage V _{NO} (FLAT) Ch2 5 2 OFF 2 2 2 Ch2 ON OFF CS Ch2 4 2 ON 2 2 2 Ch2 ON OFF Hum rejection HR Ch1 5 1 OFF 2 2 2 2 Ch1 ON OFF Ch2 5 2 OFF 2 2 2 Ch2 ON OFF Midpoint potential V _M Ch1 6 3 OFF Ch1 ON OFF				ch1	1	1	ON	2	2	2	-	-	-	ch1	ON	OFF	BOOST: Set SW2-
Output noise voltage VNO (FLAT) ch1 5 1 OFF 2 2 2 - - - ch1 ON OFF SW4 to voltage with the point of the point of the point potential VM ch1 5 1 OFF 2 2 2 - - - ch2 ON OFF Channel separation CS ch1 3 1 ON 2 2 2 - - - ch1 ON OFF CS ch2 4 2 ON - - 2 2 2 2 2 2 0N OFF Hum rejection HR ch1 5 1 OFF 2 2 2 -				ch2	2	2	ON	-	-	-	2	2	2	ch2	ON	OFF	SW4 to 1.CUT:
Channel separation CS ch1 3 1 ON 2 2 2 - - - ch1 ON OFF CS ch2 4 2 ON - - 2 2 2 ch2 ON OFF Hum rejection HR ch1 5 1 OFF 2 2 2 - - - ch1 ON ON ch2 5 2 OFF -<			5	1	OFF	2	2	2	-	-	-	ch1	ON	OFF	SW4 to 3.		
CS ch2 4 2 ON - - 2 2 2 ch2 ON OFF Hum rejection HR ch1 5 1 OFF 2 2 2 - - - ch1 ON ON ch2 5 2 OFF - - - 2 2 2 ch2 ON ON Midpoint potential V _M ch1 6 3 OFF - - - - - - - ch1 ON OFF				ch2	5	2	OFF	_	_	_	2	2	2	ch2	ON	OFF	•
Hum rejection HR			ch1	3	1	ON	2	2	2	-	_	-	ch1	ON	OFF		
ch2 5 2 OFF - - 2 2 2 ch2 ON ON Midpoint potential V _M ch1 6 3 OFF - - - - - - ch1 ON OFF			ch2	4	2	ON	_	_		2	2	2	ch2	ON	OFF		
Midpoint potential V _M ch1 6 3 OFF ch1 ON OFF	Hum rejection HR ch1		5	1	OFF	2	2	2	_	_	_	ch1	ON	ON			
				ch2	5	2	OFF	-	-	-	2	2	2	ch2	ON	ON	
ch2 6 3 OFF ch2 ON OFF	Midpoint potential V _M ch1		6	3	OFF	_	_	_	_	-	_	ch1	ON	OFF			
				ch2	6	3	OFF	_	_	-	_	_	_	ch2	ON	OFF	

Typical Characteristics




Application Example


1. 3-Element graphic equalizer (Dual channel)



2. Simplicity 4-element graphic equalizer (Dual channel)



Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

The party in a survival circula designs; and the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

 2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors.

 Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resident product product of the responsibility of the information of the Renesas Technology Corp. Semiconductor home page (http://www.renesas.com).

 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances i

- use.

 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.

 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

http://www.renesas.com

Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH Dornacher Str. 3, D-85622 Feldkirchen, Germany Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd. 7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd. FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd. 26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001