v00.0610

# HMC930

## GaAs pHEMT MMIC
## 0.25 WATT POWER AMPLIFIER, DC - 40 GHz

OBSOLETE

### Typical Applications

The HMC930 is ideal for:

- Test Instrumentation
- Microwave Radio & VSAT
- Military & Space
- Telecom Infrastructure
- Fiber Optics

### Features

High P1dB Output Power: 22 dBm

High Psat Output Power: 24 dBm

High Gain: 13 dB

High Output IP3: 33.5 dBm

Supply Voltage: +10 V @ 175 mA

50 Ohm Matched Input/Output

Die Size: 2.82 x 1.50 x 0.1 mm

### Functional Diagram




### General Description

The HMC930 is a GaAs MMIC pHEMT Distributed Power Amplifier which operates between DC and 40 GHz. The amplifier provides 13 dB of gain, 33.5 dBm output IP3 and +22 dBm of output power at 1 dB gain compression while requiring 175 mA from a +10 V supply. The HMC930 exhibits a slightly positive gain slope from 8 to 32 GHz, making it ideal for EW, ECM, Radar and test equipment applications. The HMC930 amplifier I/Os are internally matched to 50 Ohms facilitating integration into Mutli-Chip-Modules (MCMs). All data is taken with the chip connected via two 0.025 mm (1 mil) wire bonds of minimal length 0.31 mm (12 mils).

### Electrical Specifications, $T_A$ = +25° C, Vdd = +10 V, Vgg = +3.5 V, Idd = 175 mA*

| Parameter | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | Units |
|---|---|---|---|---|---|---|---|---|---|---|
| Frequency Range | | DC - 12 | | | 12 - 32 | | | 32 - 40 | | GHz |
| Gain | 11.5 | 13.5 | | 11 | 13 | | 10 | 12 | | dB |
| Gain Flatness | | ±0.5 | | | ±0.3 | | | ±1.0 | | dB |
| Gain Variation Over Temperature | | 0.01 | | | 0.017 | | | 0.032 | | dB/ °C |
| Input Return Loss | | 18 | | | 16 | | | 15 | | dB |
| Output Return Loss | | 28 | | | 20 | | | 20 | | dB |
| Output Power for 1 dB Compression (P1dB) | 21 | 23 | | 20 | 22 | | 18 | 20 | | dBm |
| Saturated Output Power (Psat) | | 25 | | | 24 | | | 23 | | dBm |
| Output Third Order Intercept (IP3) | | 36 | | | 33.5 | | | 29 | | dBm |
| Noise Figure | | 4.5 | | | 5 | | | 7.5 | | dB |
| Supply Current (Idd) (Vdd= 10V, Vgg1= -0.8V Typ.) | | 175 | | | 175 | | | 175 | | mA |

** Adjust Vgg1 between -2 to 0 V to achieve Idd = 175 mA typical.*

### Gain & Return Loss




### Gain vs. Temperature




### Input Return Loss vs. Temperature




### Output Return Loss vs. Temperature




### Low Frequency Gain & Return Loss




### Noise Figure vs. Temperature




OBSOLETE

### P1dB vs. Temperature




### P1dB vs. Supply Voltage




### Psat vs. Temperature




### Psat vs. Supply Voltage




### P1dB vs. Supply Current




### Psat vs. Supply Current




OBSOLETE

### Output IP3 vs. Temperature @ Pout = 14 dBm / Tone




### Output IP3 vs. Supply Voltage @ Pout = 14 dBm / Tone




### Output IP3 vs. Supply Currents @ Pout = 14 dBm / Tone




### Output IM3 @ Vdd = +8V




### Output IM3 @ Vdd = +10V




### Output IM3 @ Vdd = +11V




OBSOLETE

### Reverse Isolation vs. Temperature




### Power Compression @ 20 GHz




### Gain & Power vs. Supply Current @ 20 GHz




### Gain & Power vs. Supply Voltage @ 20 GHz




### Power Dissipation




OBSOLETE

### Second Harmonics vs. Temperature @ Pout = 14 dBm, Vdd = 10V & Vgg = 3.5V, 175mA




### Second Harmonics vs. Vdd @ Pout = 14 dBm, Idd = 175mA [1]




### Second Harmonics vs. Pout Vdd = 10V & Vgg = 3.5V & Idd = 175mA




OBSOLETE

## Absolute Maximum Ratings

| | |
|---|---|
| Drain Bias Voltage (Vdd) | 12V |
| Gate Bias Voltage (Vgg1) | -3 to 0 Vdc |
| Gate Bias Voltage (Vgg2) | For Vdd = 12V, Vgg2 = 5.5V Idd >145mA<br>For Vdd between 8.5V to 11V, Vgg2 = (Vdd - 6.5V) up to 4.5V<br>For Vdd < 8.5V, Vgg2 must remain > 2V |
| RF Input Power (RFIN) | 17 dBm |
| Channel Temperature | 150 °C |
| Continuous Pdiss (T= 85 °C) (derate 69 mW/°C above 85 °C) | 2.1 W |
| Thermal Resistance (channel to die bottom) | 31.1 °C/W |

| | |
|---|---|
| Output Power into VSWR >7:1 | 24 dBm |
| Storage Temperature | -65 to 150 °C |
| Operating Temperature | -55 to 85 °C |

ELECTROSTATIC SENSITIVE DEVICE
OBSERVE HANDLING PRECAUTIONS

## Typical Supply Current vs. Vdd

| Vdd (V) | Idd (mA) |
|---|---|
| +9 | 175 |
| +10 | 175 |
| +11 | 175 |

## Outline Drawing




OBSOLETE

## Die Packaging Information [1]

| Standard | Alternate |
|---|---|
| GP-1 | [2] |

*[1] Refer to the "Packaging Information" section for die packaging dimensions.*

*[2] For alternate packaging information contact Hittite Microwave Corporation.*

NOTES:
1. ALL DIMENSIONS IN INCHES [MILLIMETERS]
2. DIE THICKNESS IS 0.004 (0.100)
3. TYPICAL BOND PAD IS 0.004 (0.100) SQUARE
4. BOND PAD METALIZATION: GOLD
5. BACKSIDE METALLIZATION: GOLD
6. BACKSIDE METAL IS GROUND
7. NO CONNECTION REQUIRED FOR UNLABELED BOND PADS
8. OVERALL DIE SIZE IS ±.002

## Pad Descriptions

| Pad Number | Function | Description | Interface Schematic |
|---|---|---|---|
| 1 | RFIN | This pad is DC coupled and matched to 50 Ohms. Blocking capacitor is required. |   |
| 2 | VGG2 | Gate control 2 for amplifier. Attach bypass capacitor per application circuit herein. For nominal operation +3.5V should be applied to Vgg2. |   |
| 4, 7 | ACG2, ACG4 | Low frequency termination. Attach bypass capacitor per application circuit herein. | |
| 3 | ACG1 | Low frequency termination. Attach bypass capacitor per application circuit herein. |   |
| 5 | RFOUT & VDD | RF output for amplifier. Connect DC bias (Vdd) network to provide drain current (Idd). See application circuit herein. | |
| 6 | ACG3 | Low frequency termination. Attach bypass capacitor per application circuit herein. |   |
| 8 | VGG1 | Gate control 1 for amplifier. Attach bypass capacitor per application circuit herein. Please follow “MMIC Amplifier Biasing Procedure” application note. |   |
| Die Bottom | GND | Die bottom must be connected to RF/DC ground. | |

OBSOLETE

### Assembly Diagram




OBSOLETE

### Application Circuit




*NOTE 1: Drain Bias (Vdd) must be applied through a broadband bias tee with low series resistance and capable of providing 500mA*

## Mounting & Bonding Techniques for Millimeterwave GaAs MMICs

The die should be attached directly to the ground plane eutectically or with conductive epoxy (see HMC general Handling, Mounting, Bonding Note).

50 Ohm Microstrip transmission lines on 0.127mm (5 mil) thick alumina thin film substrates are recommended for bringing RF to and from the chip (Figure 1). If 0.254mm (10 mil) thick alumina thin film substrates must be used, the die should be raised 0.150mm (6 mils) so that the surface of the die is coplanar with the surface of the substrate. One way to accomplish this is to attach the 0.102mm (4 mil) thick die to a 0.150mm (6 mil) thick molybdenum heat spreader (moly-tab) which is then attached to the ground plane (Figure 2).

Microstrip substrates should be placed as close to the die as possible in order to minimize bond wire length. Typical die-to-substrate spacing is 0.076mm to 0.152 mm (3 to 6 mils).



Figure 1.



Figure 2.

### Handling Precautions

*Follow these precautions to avoid permanent damage.*

**Storage:** All bare die are placed in either Waffle or Gel based ESD protective containers, and then sealed in an ESD protective bag for shipment. Once the sealed ESD protective bag has been opened, all die should be stored in a dry nitrogen environment.

**Cleanliness:** Handle the chips in a clean environment. DO NOT attempt to clean the chip using liquid cleaning systems.

**Static Sensitivity:** Follow ESD precautions to protect against ESD strikes.

**Transients:** Suppress instrument and bias supply transients while bias is applied. Use shielded signal and bias cables to minimize inductive pick-up.

**General Handling:** Handle the chip along the edges with a vacuum collet or with a sharp pair of bent tweezers. The surface of the chip may have fragile air bridges and should not be touched with vacuum collet, tweezers, or fingers.

### Mounting

The chip is back-metallized and can be die mounted with AuSn eutectic preforms or with electrically conductive epoxy. The mounting surface should be clean and flat.

Eutectic Die Attach: A 80/20 gold tin preform is recommended with a work surface temperature of 255 °C and a tool temperature of 265 °C. When hot 90/10 nitrogen/hydrogen gas is applied, tool tip temperature should be 290 °C. DO NOT expose the chip to a temperature greater than 320 °C for more than 20 seconds. No more than 3 seconds of scrubbing should be required for attachment.

Epoxy Die Attach: Apply a minimum amount of epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip once it is placed into position. Cure epoxy per the manufacturer's schedule.

### Wire Bonding

RF bonds made with two 1 mil wires are recommended. These bonds should be thermosonically bonded with a force of 40-60 grams. DC bonds of 0.001" (0.025 mm) diameter, thermosonically bonded, are recommended. Ball bonds should be made with a force of 40-50 grams and wedge bonds at 18-22 grams. All bonds should be made with a nominal stage temperature of 150 °C. A minimum amount of ultrasonic energy should be applied to achieve reliable bonds. All bonds should be as short as possible, less than 12 mils (0.31 mm).

OBSOLETE