

# **SDC4UV7242-(67/84/100/125)T-S**

**32MByte (4M x 72) CMOS**

**Synchronous DRAM Module - ECC**

## **General Description**

The SDC4UV7242-(67/84/100/125)T-S is a high performance, 32-megabyte synchronous, dynamic RAM module organized as 4M words by 72 bits, in a 168-pin, JEDEC ECC configuration, dual-in-line memory module (DIMM) package.

The module utilizes eighteen Fujitsu MB81117422A-(67/84/100/125) PFTN CMOS 4Mx4 synchronous dynamic RAMs in surface mount package (TSOP) on an epoxy laminated substrate. Each device is accompanied by a decoupling capacitor for improved noise immunity.

A 256 Byte Serial EEPROM contains the module configuration information.

## **Features**

- High Density 32MByte
- Cycle Time: 8ns (125MHz), 10ns (100MHz), 12ns (84MHz), 15ns (67MHz)
- Low Power: Active 9.7W (125MHz), 8.7W (100MHz), 8.1W (84MHz), 7.5W (67MHz)
- LVTTTL-compatible inputs and outputs
- Separate power and ground planes to improve noise immunity
- Single power supply of 3.3V±0.3V
- Height: 1.250 inch

## **ABSOLUTE MAXIMUM RATINGS**

| Item                                           | Symbol           | Ratings      | Unit |
|------------------------------------------------|------------------|--------------|------|
| Voltage on any pin relative to V <sub>SS</sub> | V <sub>T</sub>   | -0.5 to +4.6 | V    |
| Power Dissipation                              | P <sub>T</sub>   | 23.4         | W    |
| Operating Temperature                          | T <sub>opr</sub> | 0 to +70     | °C   |
| Storage Temperature                            | T <sub>stg</sub> | -55 to +125  | °C   |
| Short Circuit Output Current                   | I <sub>OS</sub>  | ±50          | mA   |


## **RECOMMENDED DC OPERATING CONDITIONS**

(T<sub>A</sub> = 0 to +70 °C)

| Symbol          | Parameter          | Min  | Typ | Max                  | Unit |
|-----------------|--------------------|------|-----|----------------------|------|
| V <sub>CC</sub> | Supply Voltage     | 3.0  | 3.3 | 3.6                  | V    |
| V <sub>SS</sub> | Ground             | 0    | 0   | 0                    | V    |
| V <sub>IH</sub> | Input High voltage | 2.0  | -   | V <sub>CC</sub> +0.5 | V    |
| V <sub>IL</sub> | Input Low voltage  | -0.5 | -   | 0.8                  | V    |



## SDC4UV7242-(67/84/100/125)-T-S

### Functional Diagram



- Notes:
1. A0~A9 and A10/AP to all devices
  2. Data and CLKs are terminated using 10 ohm series resistors.
  3. CKE1 has a 10K ohm pull-up to Vcc.
  4. Each 4Mx16 block contains five 4Mx4 devices.
  5. Each 4Mx20 block contains five 4Mx4 devices.
  6. DQMs vs Data I/Os
 

|                |                    |
|----------------|--------------------|
| DQMB0 controls | DQ0 ~ DQ7          |
| DQMB1 controls | DQ8 ~ DQ15, C0~C3  |
| DQMB2 controls | DQ16 ~ DQ23        |
| DQMB3 controls | DQ24 ~ DQ31        |
| DQMB4 controls | DQ32 ~ DQ39        |
| DQMB5 controls | DQ40 ~ DQ47, C4~C7 |
| DQMB6 controls | DQ48 ~ DQ55        |
| DQMB7 controls | DQ56 ~ DQ63        |
  7. Clock wiring



## SDC4UV7242-(67/84/100/125)-T-S

### Pin Name

|                 |                        |                 |                          |
|-----------------|------------------------|-----------------|--------------------------|
| A0~A10/AP       | Addresses              | CS0*, CS2*      | Chip Select              |
| BA0             | Bank Select Address    | WE*             | Write Enable             |
| DQ0~DQ63, C0~C7 | Data Inputs/Outputs    | SA0~SA2         | Decode Input             |
| CLK0~CLK3       | Clock Inputs           | SCL             | Serial Clock             |
| RAS*            | Row Address Strokes    | SDA             | Serial Data Input/Output |
| CAS*            | Column Address Strokes | V <sub>CC</sub> | Power Supply             |
| CKE0, CKE1      | Clock Enables          | V <sub>SS</sub> | Ground                   |
| DQMB0-DQMB7     | DQ Mask Enables        | NC              | No Connection            |

| Pin No. | Pin Designation | Pin No. | Pin Designation | Pin No. | Pin Designation | Pin No. | Pin Designation |
|---------|-----------------|---------|-----------------|---------|-----------------|---------|-----------------|
| 1       | V <sub>SS</sub> | 43      | V <sub>SS</sub> | 85      | V <sub>SS</sub> | 127     | V <sub>SS</sub> |
| 2       | DQ0             | 44      | NC              | 86      | DQ32            | 128     | CKE0            |
| 3       | DQ1             | 45      | CS2*            | 87      | DQ33            | 129     | NC              |
| 4       | DQ2             | 46      | DQMB2           | 88      | DQ34            | 130     | DQMB6           |
| 5       | DQ3             | 47      | DQMB3           | 89      | DQ35            | 131     | DQMB7           |
| 6       | V <sub>CC</sub> | 48      | NC              | 90      | V <sub>CC</sub> | 132     | NC              |
| 7       | DQ4             | 49      | V <sub>CC</sub> | 91      | DQ36            | 133     | V <sub>CC</sub> |
| 8       | DQ5             | 50      | NC              | 92      | DQ37            | 134     | NC              |
| 9       | DQ6             | 51      | NC              | 93      | DQ38            | 135     | NC              |
| 10      | DQ7             | 52      | C2              | 94      | DQ39            | 136     | C6              |
| 11      | DQ8             | 53      | C3              | 95      | DQ40            | 137     | C7              |
| 12      | V <sub>SS</sub> | 54      | V <sub>SS</sub> | 96      | V <sub>SS</sub> | 138     | V <sub>SS</sub> |
| 13      | DQ9             | 55      | DQ16            | 97      | DQ41            | 139     | DQ48            |
| 14      | DQ10            | 56      | DQ17            | 98      | DQ42            | 140     | DQ49            |
| 15      | DQ11            | 57      | DQ18            | 99      | DQ43            | 141     | DQ50            |
| 16      | DQ12            | 58      | DQ19            | 100     | DQ44            | 142     | DQ51            |
| 17      | DQ13            | 59      | V <sub>CC</sub> | 101     | DQ45            | 143     | V <sub>CC</sub> |
| 18      | V <sub>CC</sub> | 60      | DQ20            | 102     | V <sub>CC</sub> | 144     | DQ52            |
| 19      | DQ14            | 61      | NC              | 103     | DQ46            | 145     | NC              |
| 20      | DQ15            | 62      | NC              | 104     | DQ47            | 146     | NC              |
| 21      | C0              | 63      | CKE1            | 105     | C4              | 147     | NC              |
| 22      | C1              | 64      | V <sub>SS</sub> | 106     | C5              | 148     | V <sub>SS</sub> |
| 23      | V <sub>SS</sub> | 65      | DQ21            | 107     | V <sub>SS</sub> | 149     | DQ53            |
| 24      | NC              | 66      | DQ22            | 108     | NC              | 150     | DQ54            |
| 25      | NC              | 67      | DQ23            | 109     | NC              | 151     | DQ55            |
| 26      | V <sub>CC</sub> | 68      | V <sub>SS</sub> | 110     | V <sub>CC</sub> | 152     | V <sub>SS</sub> |
| 27      | WE*             | 69      | DQ24            | 111     | CAS*            | 153     | DQ56            |
| 28      | DQMB0           | 70      | DQ25            | 112     | DQMB4           | 154     | DQ57            |
| 29      | DQMB1           | 71      | DQ26            | 113     | DQMB5           | 155     | DQ58            |
| 30      | CS0*            | 72      | DQ27            | 114     | NC              | 156     | DQ59            |
| 31      | NC              | 73      | V <sub>CC</sub> | 115     | RAS*            | 157     | V <sub>CC</sub> |
| 32      | V <sub>SS</sub> | 74      | DQ28            | 116     | V <sub>SS</sub> | 158     | DQ60            |
| 33      | A0              | 75      | DQ29            | 117     | A1              | 159     | DQ61            |
| 34      | A2              | 76      | DQ30            | 118     | A3              | 160     | DQ62            |
| 35      | A4              | 77      | DQ31            | 119     | A5              | 161     | DQ63            |
| 36      | A6              | 78      | V <sub>SS</sub> | 120     | A7              | 162     | V <sub>SS</sub> |
| 37      | A8              | 79      | CLK2            | 121     | A9              | 163     | CLK3            |
| 38      | A10/AP (Note)   | 80      | NC              | 122     | BA0 (Note)      | 164     | NC              |
| 39      | NC              | 81      | NC              | 123     | NC              | 165     | SA0             |
| 40      | V <sub>CC</sub> | 82      | SDA             | 124     | V <sub>CC</sub> | 166     | SA1             |
| 41      | V <sub>CC</sub> | 83      | SCL             | 125     | CLK1            | 167     | SA2             |
| 42      | CLK0            | 84      | V <sub>CC</sub> | 126     | NC              | 168     | V <sub>CC</sub> |

- Notes:
1. Address A10/AP : Initiates Auto-Precharge
  2. Address BA0 : Bank select within the SDRAM devices.

## SDC4UV7242-(67/84/100/125)T-S

### SERIAL PD INFORMATION

| Byte#  | Function Described                                            | Function Supported       | Hex Value |
|--------|---------------------------------------------------------------|--------------------------|-----------|
| 0      | # Bytes Written into serial memory at module mfr              | 128 bytes                | 80h       |
| 1      | Total # bytes of SPD memory device                            | 256 bytes                | 08h       |
| 2      | Fundamental memory type                                       | SDRAM                    | 04h       |
| 3      | # Row Address on this assembly                                | 11                       | 0Bh       |
| 4      | # Column Addresses on this assembly                           | 10                       | 0Ah       |
| 5      | # Module Banks on this assembly                               | 1                        | 01h       |
| 6      | Data Width of this assembly                                   | 72 bits                  | 48h       |
| 7      | Data Width of this assembly (continued)                       |                          | 00h       |
| 8      | Voltage interface standard of this assembly                   | LVTTTL                   | 01h       |
| 9      | SDRAM cycle time at CL=3 (tCLK)                               | 8ns                      | 80h       |
|        |                                                               | 10ns                     | A0h       |
|        |                                                               | 12ns                     | C0h       |
|        |                                                               | 15ns                     | F0h       |
| 10     | SDRAM Access from Clock at CL=3 (tAC)                         | 7.5ns                    | 75h       |
|        |                                                               | 8.5ns                    | 85h       |
|        |                                                               | 8.5ns                    | 85h       |
|        |                                                               | 9.0ns                    | 90h       |
| 11     | DIMM configuration type                                       | ECC                      | 02h       |
| 12     | Refresh Rate/Type                                             | S/R, Normal 15.6 $\mu$ s | 80h       |
| 13     | SDRAM Width Primary DRAM                                      | x4                       | 04h       |
| 14     | ECC SDRAM Data Width                                          | x4                       | 04h       |
| 15     | Min. clock delay, Back to Back Random Column Addresses (ICCD) | 1CLK                     | 01h       |
| 16     | Burst Length Supported                                        | 1, 2, 4, 8 & Full        | 8Fh       |
| 17     | # Banks on each SDRAM device                                  | 2                        | 02h       |
| 18     | CAS# Latency                                                  | 2, 3                     | 06h       |
| 19     | CS# Latency                                                   | 0                        | 01h       |
| 20     | Write Latency                                                 | 0                        | 01h       |
| 21     | SDRAM Module Attribute                                        | Non-Buffered/Registered  | 00h       |
| 22     | SDRAM Device Attribute                                        | Vcc, B/R, S/W, P/A, A/P  | 0Eh       |
| 23     | Min Clock cycle Time at CL=2 (tCLK)                           | 12ns                     | C0h       |
|        |                                                               | 15ns                     | F0h       |
|        |                                                               | 17ns                     | 20h       |
| 24     | Max. Data Access Time from clock at CL=2 (tAC)                | 9.0ns                    | 90h       |
|        |                                                               | 9.0ns                    | 90h       |
|        |                                                               | 9.0ns                    | 90h       |
|        |                                                               | 10.0ns                   | A0h       |
| 25     | Min Clock cycle Time at CL=1 (tCLK)                           | N/A                      | 00h       |
| 26     | Max. Data Access Time from clock at CL=1 (tAC)                | N/A                      | 00h       |
| 27     | Min. Row Precharge Time (tRP)                                 | 27ns                     | 1Bh       |
|        |                                                               | 30ns                     | 1Eh       |
|        |                                                               | 35ns                     | 23h       |
|        |                                                               | 40ns                     | 28h       |
| 28     | Min. Row Active Delay (tRRD)                                  | 24ns                     | 18h       |
|        |                                                               | 30ns                     | 1Eh       |
|        |                                                               | 30ns                     | 1Eh       |
|        |                                                               | 30ns                     | 1Eh       |
| 29     | Min. RAS to CAS Delay (tRCD)                                  | 24ns                     | 18h       |
|        |                                                               | 30ns                     | 1Eh       |
|        |                                                               | 30ns                     | 1Eh       |
|        |                                                               | 30ns                     | 1Eh       |
| 30     | Min. RAS Pulse Width (tRAS)                                   | 48ns                     | 30h       |
|        |                                                               | 60ns                     | 3Ch       |
|        |                                                               | 65ns                     | 41h       |
|        |                                                               | 70ns                     | 46h       |
| 31     | Module Bank Density                                           | 32MB                     | 08h       |
| 32-61  | Superset Information                                          |                          | 00h       |
| 62     | SPD Revision                                                  | Rev. 1                   | 01h       |
| 63     | Checksum for bytes 0-62                                       |                          |           |
| 64-127 | Manufacturer's Information                                    |                          |           |
| 128+   | Unused Storage Locations                                      |                          |           |

## SDC4UV7242-(67/84/100/125)T-S

### DC CHARACTERISTICS

( $V_{CC} = 3.3V \pm 0.3V$ ,  $V_{SS} = 0V$ ,  $T_A = 0$  to  $+70^\circ C$ )

| Parameter                 | Symbol    | Test Condition                                                             | 125  |      | 100  |      | 84   |      | 67   |      | Unit    | Note |
|---------------------------|-----------|----------------------------------------------------------------------------|------|------|------|------|------|------|------|------|---------|------|
|                           |           |                                                                            | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |         |      |
| Operating Current         | $I_{CC1}$ | No Burst, $t_{CK} = \min.$<br>$t_{RC} = \min.$                             | -    | 1620 | -    | 1530 | -    | 1440 | -    | 1350 | mA      | 1, 2 |
|                           |           | No Burst, $t_{CK} = \min.$ ,<br>$t_{RC} = \min.$<br>All Banks Active       | -    | 2520 | -    | 2340 | -    | 2160 | -    | 1980 | mA      | 1, 2 |
| Precharge Standby Current | $I_{CC2}$ | CKE $-V_{IL}$ , $t_{CK} = \min.$<br>All Banks Idle                         | -    | 36   | -    | 36   | -    | 36   | -    | 36   | mA      | 1, 2 |
|                           |           | CKE $= V_{IH}$ , $t_{CK} = \min.$<br>All Banks Idle                        | -    | 540  | -    | 540  | -    | 540  | -    | 540  | mA      | 1, 2 |
| Active Standby Current    | $I_{CC3}$ | CKE $= V_{IL}$ , $t_{CK} = \min.$<br>Any Bank Active                       | -    | 540  | -    | 540  | -    | 540  | -    | 540  | mA      | 1, 2 |
|                           |           | CKE $= V_{IH}$ , $t_{CK} = \min.$<br>Any Bank Active                       | -    | 900  | -    | 900  | -    | 900  | -    | 900  | mA      | 1, 2 |
| Burst Mode Current        | $I_{CC4}$ | $t_{CK} = \min.$                                                           | -    | 2700 | -    | 2430 | -    | 2250 | -    | 2070 | mA      | 1, 2 |
| Refresh Current           | $I_{CC5}$ | $t_{CK} = \min.$ , $t_{RC} = \min.$ ,<br>$t_{RRD} = \min.$<br>Auto Refresh | -    | 2160 | -    | 1980 | -    | 1800 | -    | 1620 | mA      | 1, 2 |
| Self Refresh Current      | $I_{CC6}$ | CKE $- V_{IL}$                                                             | -    | 36   | -    | 36   | -    | 36   | -    | 36   | mA      | 1, 2 |
| Input Leakage             | $I_{LI}$  | $0V \leq V_{in} \leq V_{CC}$                                               | -180 | 180  | -180 | 180  | -180 | 180  | -180 | 180  | $\mu A$ |      |
| Output Leakage Current    | $I_{LO}$  | $0V \leq V_{out} \leq V_{CC}$<br>$D_{out} = \text{Disable}$                | -10  | 10   | -10  | 10   | -10  | 10   | -10  | 10   | $\mu A$ |      |
| Output High Voltage       | $V_{OH}$  | High $I_{out} = -2mA$                                                      | 2.4  | -    | 2.4  | -    | 2.4  | -    | 2.4  | -    | V       |      |
| Output Low Voltage        | $V_{OL}$  | Low $I_{out} = 2 mA$                                                       | -    | 0.4  | -    | 0.4  | -    | 0.4  | -    | 0.4  | V       |      |

†CL = CAS\* Latency

- Notes:
- $I_{CC}$  depends on output load condition when the device is selected  $I_{CC}$  (max.) is specified at the output open condition.
  - An initial pulse of 200 $\mu s$  is required after power-up followed by a minimum of eight Auto-Refresh-Cycles.

### CAPACITANCE

( $T_A = +25^\circ C$ ,  $V_{CC} = 3.3V \pm 0.3V$ )

| Parameter                                    | Symbol    | Max. | Unit | Note |
|----------------------------------------------|-----------|------|------|------|
| Input Capacitance (Address, WE*, RAS*, CAS*) | $C_{I1}$  | 82   | pF   | 1    |
| Input Capacitance (DQMB0, DQMB2~DQMB4, 6, 7) | $C_{I2}$  | 18   | pF   | 1    |
| Input Capacitance (DQMB1, 5)                 | $C_{I3}$  | 22   | pF   | 1    |
| Input Capacitance (CS0*)                     | $C_{I4}$  | 50   | pF   | 1    |
| Input Capacitance (CS2*)                     | $C_{I5}$  | 42   | pF   | 1    |
| Input Capacitance (CLK0, CLK1)               | $C_{I6}$  | 30   | pF   | 1    |
| Input Capacitance (CLK2, CLK3)               | $C_{I7}$  | 26   | pF   | 1    |
| Input Capacitance (CKE0, CKE1)               | $C_{I8}$  | 46   | pF   | 1    |
| Input/Output Capacitance (DQ0~DQ63, C0~C7)   | $C_{I/O}$ | 12   | pF   | 1, 2 |

- Notes:
- Capacitance is measured with Boonton Meter or effective capacitance method.
  - CAS\* -  $V_{IH}$  to disable  $D_{out}$ .

## SDC4UV7242-(67/84/100/125)T-S

### AC CHARACTERISTICS

(TA = 0 to +70°C, V<sub>CC</sub> = 3.3V±0.3V, V<sub>SS</sub> = 0V)


| Parameter                                  |      | Symbol           | Unit  | 125 |       | 100 |       | 84  |      | 67  |       | Notes      |
|--------------------------------------------|------|------------------|-------|-----|-------|-----|-------|-----|------|-----|-------|------------|
| Clock Period                               | CL=3 | t <sub>CLK</sub> | ns    | 8   | -     | 10  | -     | 12  | -    | 15  | -     | 1, 2, 3, 6 |
|                                            | CL=2 |                  |       | 12  | -     | 15  | -     | 17  | -    | 20  | -     |            |
| Transition Time                            |      | t <sub>T</sub>   | ns    | 0.5 | 2     | 0.5 | 2     | 0.5 | 2    | 0.5 | 2     | 1, 2, 3    |
| Clock High Time                            |      | t <sub>CH</sub>  | ns    | 3.5 | -     | 4   | -     | 4   | -    | 4   | -     | 1, 2, 3    |
| Clock Low Time                             |      | t <sub>CL</sub>  | ns    | 3.5 | -     | 4   | -     | 4   | -    | 4   | -     | 1, 2, 3    |
| CS Setup Time                              |      | t <sub>SC</sub>  | ns    | 3.0 | -     | 3.0 | -     | 3.0 | -    | 3.0 | -     | 1, 2, 3    |
| CS Hold Time                               |      | t <sub>HC</sub>  | ns    | 1.0 | -     | 1.0 | -     | 1.0 | -    | 1.0 | -     | 1, 2, 3    |
| Input Setup Time                           |      | t <sub>SI</sub>  | ns    | 3.0 | -     | 3.0 | -     | 3.0 | -    | 3.0 | -     | 1, 2, 3    |
| Input Hold Time                            |      | t <sub>HI</sub>  | ns    | 1.0 | -     | 1.0 | -     | 1.0 | -    | 1.0 | -     | 1, 2, 3    |
| Output Valid from Clock                    | CL=3 | t <sub>AC</sub>  | ns    | -   | 7.5   | -   | 8.5   | -   | 8.5  | -   | 9.0   | 1, 2, 3    |
|                                            | CL=2 |                  |       | -   | 9     | -   | 9     | -   | 9    | -   | 10    |            |
| Output In Low-Z                            |      | t <sub>OLZ</sub> | ns    | 2   | -     | 3   | -     | 3   | -    | 3   | -     | 1, 2, 3    |
| Output in High-Z                           |      | t <sub>OHZ</sub> | ns    | 2   | -     | 3   | -     | 3   | -    | 3   | -     | 1, 2, 3, 4 |
| Output Hold Time                           |      | t <sub>OH</sub>  | ns    | 2   | -     | 3   | -     | 3   | -    | 3   | -     | 1, 2, 3    |
| Time between Refresh                       |      | t <sub>REF</sub> | ms    | -   | 32.8  | -   | 32.8  | -   | 32.8 | -   | 32.8  | 1, 2, 3    |
| RAS Cycle Time                             |      | t <sub>RC</sub>  | ns    | 75  | -     | 90  | -     | 100 | -    | 110 | 2     | 1, 2, 3, 5 |
| RAS Access Time                            |      | t <sub>RAC</sub> | ns    | -   | 45    | -   | 54    | -   | 56   | -   | 60    | 1, 2, 3    |
| CAS Access Time                            |      | t <sub>CAC</sub> | ns    | -   | 21    | -   | 24    | -   | 26   | -   | 30    | 1, 2, 3    |
| RAS Precharge Time                         |      | t <sub>RP</sub>  | ns    | 27  | -     | 30  | -     | 35  | -    | 40  | -     | 1, 2, 3    |
| RAS Active Time                            |      | t <sub>RAS</sub> | ns    | 48  | 10000 | 60  | 10000 | 65  | -    | 70  | 10000 | 1, 2, 3    |
| RAS to CAS Delay Time                      |      | t <sub>RCD</sub> | ns    | 24  | -     | 30  | -     | 30  | -    | 30  | -     | 1, 2, 3    |
| Write Recovery Time                        |      | t <sub>WR</sub>  | ns    | 8   | -     | 10  | -     | 12  | -    | 15  | -     | 1, 2, 3    |
| Write to Precharge Lead Time               |      | t <sub>RWL</sub> | ns    | 8   | -     | 10  | -     | 12  | -    | 15  | -     | 1, 2, 3    |
| RAS to RAS Delay Time                      |      | t <sub>RRD</sub> | ns    | 24  | -     | 30  | -     | 30  | -    | 30  | -     | 1, 2, 3    |
| Power-down Exit Time                       |      | t <sub>PDE</sub> | ns    | 3   | -     | 3   | -     | 4   | -    | 5   | -     | 1, 2, 3    |
| CKE to Clock Disable                       |      | t <sub>CKE</sub> | cycle | 1   |       | 1   |       | 1   |      | 1   |       |            |
| DQM to Output in High-Z                    |      | t <sub>DQZ</sub> | cycle | 2   |       | 2   |       | 2   |      | 2   |       |            |
| DQM to Input Data Delay                    |      | t <sub>DQD</sub> | cycle | 0   |       | 0   |       | 0   |      | 0   |       |            |
| Last Output to Write Command Delay         |      | t <sub>OWD</sub> | cycle | 2   |       | 2   |       | 2   |      | 2   |       |            |
| Write Command to Input Data Delay          |      | t <sub>DWD</sub> | cycle | 0   |       | 0   |       | 0   |      | 0   |       |            |
| Precharge to Output in High-Z Delay        | CL=3 | t <sub>ROH</sub> | cycle | 3   |       | 3   |       | 3   |      | 3   |       |            |
|                                            | CL=2 |                  |       | 2   |       | 2   |       | 2   |      | 2   |       |            |
| Mode Register Access to Bank Active (min.) |      | t <sub>MRD</sub> | cycle | 2   |       | 2   |       | 2   |      | 2   |       |            |
| CAS to CAS Delay                           |      | t <sub>CCD</sub> | cycle | 1   |       | 1   |       | 1   |      | 1   |       |            |
| CAS Bank Delay                             |      | t <sub>CBD</sub> | cycle | 1   |       | 1   |       | 1   |      | 1   |       |            |

- Notes:
1. An initial pulse of at least 200μs is required after power-up followed by a minimum of eight auto refresh cycles.
  2. AC characteristics assume t<sub>T</sub> = 1ns and 50pF capacitive load. If t<sub>T</sub> is longer than 1ms, reference level for measuring time of input signal is V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.).
  3. 1.4V is the reference level for measuring timing of input signals.
  4. t<sub>HZ</sub> and t<sub>OH</sub> defines the time at which the outputs achieve ±200mV.
  5. Actual clock output of t<sub>RC</sub> will be sum clock of t<sub>RAS</sub> and t<sub>RP</sub>
  6. 20ns is not supported in SPD.

## SDC4UV7242-(67/84/100/125)T-S

### Physical Dimensions

168-pin (84x2) DIMM



- Notes:
1. All dimensions are in inches.
  2. Pin 85 is behind pin 1 on the back side.

---

## Worldwide Headquarters

---

### Japan

#### Fujitsu Limited

Tel: +81 44 754 3753  
Fax: +81 44 754 3332

1015 Kamiodanaka  
Nakaharaku  
Kawasaki 211  
Japan

<http://www.fujitsu.co.jp/>

### Asia

Tel: +65 281 0770  
Fax: +65 281 0220

#### Fujitsu Microelectronics Asia PTE Limited

#05-08, 151 Lorong Chuan  
New Tech Park  
Singapore 556741

<http://www.fsl.com.sg/>

### USA

Tel: +1 408 922 9000  
Fax: +1 408 922 9179

Fujitsu Microelectronics Inc  
3545 North First Street  
San José CA 95134-1804  
USA

Tel: +1 800 866 8608  
Fax: +1 408 922 9179

Customer Response Center  
Mon-Fri: 7am-5pm (PST)

<http://www.fujitsumicro.com/>

### Europe

Tel: +49 6103 6900  
Fax: +49 6103 6901

#### Fujitsu Mikroelektronik GmbH

Am Siebenstein 6-10  
D-63303 Dreieich-Buchschlag  
Germany

<http://www.fujitsu.ede.com/>

All Right Reserved.

The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu Microelectronics, Inc. assumes no responsibility for inaccuracies.

The information conveyed in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu Limited, its subsidiaries, or Fujitsu Microelectronics, Inc.

Fujitsu Microelectronics, Inc. reserves the right to change products or specifications without notice.

No part of the publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu Microelectronics, Inc.