'LS668 . . . SYNCHRONOUS UP/DOWN DECADE COUNTERS 'LS669 . . . SYNCHRONOUS UP/DOWN BINARY COUNTERS


Programmable Look-Ahead Up/Down Binary/Decade Counters

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Buffered Outputs

TYPE		TYPICAL MAXIMUM CLOCK FREQUENCY				
ITTE	COUNTING	COUNTING COUNTING				
	UP	DOWN	DISSIPATION			
'LS 668, 'LS 669	32 MHz	32 MHz	100 mW			

description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'LS668 are decade counters and the 'LS669 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.




ENP

GND ∏8



10 ENT

9 ☐ LOAD



NC - No internal connection

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (\overline{P} and \overline{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input \overline{T} is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse when the count is maximum counting up or zero counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the enable \overline{P} or \overline{T} inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (enable P, enable T, load, up/down) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The 'LS668 and 'LS669 are completely new designs. Compared to the original 'LS168 and 'LS169, they feature 0-nanosecond minimum hold time, reduced input currents I_IH and I_IL, and all buffered outputs.



logic diagram (positive logic) SN54LS668, SN74LS668, DECADE COUNTERS CLOCK (2) (14) QA U/D (1) LOAD (9) ENABLE (7) ENABLE (10) (13)_{QB} DATA A (3) DATA B (4) (12) Q_C DATA C (5) (11)_{OD} DATA D (6) (15) RCO



Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic) (continued)

Pin numbers shown are for D, J, N, and W packages.

SN54LS669, SN74LS669, BINARY COUNTERS CLOCK (2) (14)_{QA} U/D (1) LOAD (9) ENABLE (7) ENABLE (10) (13) QB DATA A (3) DATA B (4) (12) QC DATA C (5) (11) QD DATA D (6) (15) RCO




'LS668 DECADE COUNTERS

typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12

IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages. LOAD DATA INPUTS CLOCK P AND T RCO ı 8 2 9 7 INHIBIT -COUNT DOWN COUNT UP LOAD




'LS669 BINARY COUNTERS


typical load, count, and inhibit sequences

Illustrated below is the following sequence:


- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		
Input voltage		
Operating free-air temperature range:	SN54LS668, SN54LS669	9
	SN74LS668, SN74LS669	0 0°C to 70°C
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

		SN54LS668 SN74LS668 SN54LS669 SN74LS669				UNIT			
		MIN	NOM	MAX,	MIN	NOM	MAX		
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH				-400			-400	μА	
Low-level output current, IOL	Low-level output current, IOL			4			8	mA	
Clock frequency, fclock	uency, f _{clock} 0				0		25	MHz	
Width of clock pulse, tw(clock) (high or low) (see	Figure 1)	20			20			ns	
	Data inputs A, B, C, D	25			25				
Setup time, t _{su} (see Figure 1)	ENP or ENT	40			40			l	
	LOAD	30			30			ns	
	U/D	45			45				
Hold time at any input with respect to clock, th	see Figure 1)	0			0			ns	
Operating free-air temperature, TA				125	0		70	°C	



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS [†]		SN54LS668 SN54LS669			SN74LS668 SN74LS669			UNIT	
					MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I ₁ = -18 mA			-1.5			-1.5	V
VOH High-level output voltage		V _{CC} = MIN, V _{IL} = V _{IL} max,	***	2.5	3.4		2.7	3.4		V	
VOI	Low-level output voltage		V _{CC} = MIN, V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V
-02			VIL = VIL max	1 _{OL} = 8 mA					0.35	0.5	
•	Input current	A, B, C, D, P, U/D		V ₁ = 7 V			0.1			0.1	
H -	at maximum	Clock, T	V _{CC} = MAX,				0.1			0,1	mA
	input voltage	LOAD					0.2			0.2]
	High-level	A, B, C, D, P, U/D					20			20	
ΉΗ	input current	Clock, T	VCC = MAX,	$V_1 = 2.7 V$			20			20	μΑ
	mpat carrent	LOAD					40			40	1 '
	Low-level	A, B, C, D, P, U/D					-0.4			-0.4	
11L	input current	Clock, T	V _{CC} = MAX,	$V_{i} = 0.4 V$			0.4			-0.4	mA
	mpat carrent	LOAD					-0.8			-0.8	1
los	Short-circuit output cur	rent §	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		V _{CC} = MAX,	See Note 2		20	34		20	34	mA

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	RAMETER¶ FROM TO TEST CONDITIONS (OUTPUT)		MIN	TYP	MAX	דומט		
f _{max}				25	32	***************************************	MHz	
[†] PLH	CLK	RCO	C _L = 15 pF,		26	40	 	
tPHL	OLK	1100			40	60	ns	
^t PLH	CLK	Any			18	27		
^t PHL	CLK	a	$R_L = 2 k\Omega$,		18	27	ns	
tPLH .	ENT	RCO	See Figures 2 and 3	See Figures 2 and 3		11	17	
^t PHL	ENT		29	45	ns			
t _{PLH} #	=	500			22՝	35		
t _{PHL} #	U/D	RCO			26	40	ns	

[¶] f_{max} = Maximum clock frequency.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25^{\circ}\text{C}$.

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: 1_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.


 $tp_{LH} = propagation delay time, low-to-high-level output.$

tpHL = propagation delay time, high-to-low-level output.

[#] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .		/ V
Input voltage		
Operating free-air temperature range:	SN54LS668, SN54LS669	9 —55°C to 125°C
	SN74LS668, SN74LS669	9 0°C to 70°C
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			154LS6 154LS6		SN74LS 66 SN74LS 66			UNIT
			NOM	MAX	MIN	NOM	MAX	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-400	-400			μΑ
Low-level output current, IOL				4 8			8	mA
Clock frequency, f _{clock}		0		25 0 25			25	MHz
Width of clock pulse, tw(clock) (high or low	v) (see Figure 1)	20			20			ns
	Data inputs A, B, C, D	25			25			
Setup time, t _{su} (see Figure 1)	ENP or ENT	40			40			ns
Setup time, tsu (see Figure 1)	LOAD	30			30] '''
•	U/D	45			45			
Hold time at any input with respect to clo	ck, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA		-55		125	0		70	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS [†]		SN54LS668 SN54LS669			12 12	68 69	UNIT	
					MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage	_					0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	$I_1 = -18 \text{ mA}$			-1.5	l		-1.5	V
Voн	OH High-level output voltage		V _{CC} = MIN, V _{IL} = V _{IL} max,		2.5	3.4		2.7	3.4		٧
	Low level output voltage			IOL = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage		V _{1H} = 2 V, V _{1L} = V _{1L} max	10L = 8 mA					0.35	0.5	
	Input current	A, B, C, D, \overline{P} , U/ \overline{D}					0.1			0.1	
11	at maximum	Clock, T	V _{CC} = MAX,	V ₁ = 7 V			0.1			0.1	mA
	input voltage	LOAD					0.2			0.2	}
	Mich lovel	A, B, C, D, P, U/D					20			20	
Iн	High-level	Clock, T	V _{CC} = MAX,	$V_1 = 2.7 V$		20				20	μА
	input current	LOAD					40			40	
	1 11	$A, B, C, D, \overline{P}, U/\overline{D}$					-0.4			-0.4	
IL	Low-level	Clock, T	V _{CC} = MAX,	$V_I = 0.4 V$			-0.4			-0.4	mA [:]
	input current	LOAD					-0.8			-0.8	
los	Short-circuit output cur	rent§	V _{CC} = MAX		-20		-100	-20		-100	mA
Icc	Supply current		VCC = MAX,	See Note 2		20	34		20	34	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f _{max}				25	32		MHz
tPLH	CLK	RCO	$C_L = 15 pF$, $R_L = 2 k\Omega$, See Figures 2 and 3		26	40	ns
tPHL tPHL	OLIX	1100			40	60] ""
^t PLH	CLK	Any		18 18	18	27	ns
t _{PHL}	CLK	Q			18	27	
^t PLH	ENT	RCO			11	17	ns
^t PHL	ENT	11.00	· ·		29	45] ""
t _{PLH} #	=	RCO]		22	35	ns
tPHL#	U/D	RCO			26	40	

[¶] f_{max} = Maximum clock frequency.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}$ C.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: I_{CC} is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

tpLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.


[#] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668 or 15 for 'LS669), the ripple carry output will be out of phase.



NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.

B. $V_{ref} = 1.3 V$.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; $t_r \leq$ 15 ns, $t_f \leq$ 6 ns.

- B. tp_H and tpH_ from enable T input to ripple carry output assume that the counter is at the maximum count (Q_A and Q_D high for 'LS668, all Q outputs high for 'LS669).
- C. $V_{ref} = 1.3 V$.
- D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (9 for 'LS668, or 15 for 'LS669) the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



PARAMETER MEASUREMENT INFORMATION



UP-COUNT VOLTAGE WAVEFORMS

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{OUt} \approx 50 Ω , t_r \leq 15 ns, t_f \leq 6 ns. Vary PRR to measure f_{max}.

- B. Outputs Q_D and carry are tested at t_{n+10} for the 'LS668, and at t_{n+16} for the 'LS669, where t_n is the bit-time when all outputs are low.
- C. $V_{ref} = 1.3 V$.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated