

512K x 8 Static RAM

Features

- · High speed
 - $-t_{AA} = 17 \text{ ns}$
- · Low active power
 - 1073 mW (max.)
- · Low CMOS standby power (L version)
 - -2.75 mW (max.)
- 2.0V Data Retention (400 μW at 2.0V retention)
- · Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features


Functional Description

The CY7C1049 is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE), an active LOW output enable (OE), and three-state drivers. Writing to the device is accomplished by taking chip enable (CE) and write enable (WE) inputs LOW. Data on the eight I/O pins (I/O₀ through I/O₇) is then written into the location specified on the address pins (A_0 through A_{18}).

Reading from the device is accomplished by taking chip enable (CE) and output enable (OE) LOW while forcing write enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049 is available in a standard 400-mil-wide 36-pin SOJ package with center power and ground (revolutionary) pinout.



Selection Guide (Commercial Temp)

	7C1049-15	7C1049-17	7C1049-20	7C1049-25	7C1049-35
Maximum Access Time (ns)	15	17	20	25	35
Maximum Operating Current (mA)	200	195	185	180	175
Maximum CMOS Standby Current (mA)	2	2	2	2	2
	L 0.5	0.5	0.5	0.5	0.5

Shaded areas contain advance information

Cypress Semiconductor Corporation • 3901 North First Street

San Jose

 CA 95134 408-943-2600 December 1996 - Revised June 1997



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied –55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[1]}$ -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State^[1].....-0.5V to V_{CC} +0.5V DC Input Voltage^[1].....-0.5V to V_{CC} +0.5V

Electrical Characteristics Over the Operating Range^[2]

Current into Outputs (LOW)	

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%
Military ^[2]	–55°C to +125°C	5V ± 10%

Parameter	Description	Test Condit	ions	7C1	049-15	7C1049-17		7C1049-20		
				Min.	Max.	Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4		2.4		2.4		٧
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4		0.4	٧
V _{IH}	Input HIGH Voltage				V _{CC} + 0.5	2.2	V _{CC} + 0.5	2.2	V _{CC} + 0.5	٧
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	-0.5	0.8	٧
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
loz	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{OUT} \leq \text{V}_{CC}, \\ \text{Output Disabled} \end{array}$		-1	+1	-1	+1	-1	+1	μА
lcc	V _{CC} Operating Supply Current	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$			200		195		185	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ &V_{IN} \geq V_{IH} \text{ or } \\ &V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{aligned}$			40		40		40	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l/Ind'	l	8		8		8	mA
	Power-Down Current —CMOS Inputs	$ \overline{CE} \ge V_{CC} - 0.3V, V_{IN} \ge V_{CC} - 0.3V, $	Military		10		10		10]
		or $V_{IN} \le 0.3V$, f=0	Com'l L		500		500		500	μА

Shaded areas contain advance information

Notes:

^{1.} V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.

^{2.} TA is the "instant on" case temperature



Electrical Characteristics Over the Operating Range (continued)


	Test Conditions 7C1049-25		1049-25	5 7C1049-35				
Parameter	Description			Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 mA		2.4		2.4		V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.2	V _{CC} + 0.5	2.2	V _{CC} + 0.5	V
V _{IL}	Input LOW Voltage ^[1]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	μА
loz	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{OUT} \leq \text{V}_{CC}, \\ \text{Output Disabled} \end{array}$		-1	+1	-1	+1	μА
Icc	V _{CC} Operating Supply Current	$V_{CC} = Max.$ $f = f_{MAX} = 1/t_{RC}$			180		175	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \overline{CE} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or } \\ V_{IN} \leq V_{IL}, f = f_{MAX} \end{array}$			40		40	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l/Ind'l		8		8	mA
	Power-Down Current —CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.3V,$ $V_{IN} \ge V_{CC} - 0.3V,$	Military		10		10	mA
	OMOG Inputs	or $V_{IN} \le 0.3V$, f=0	L		500		500	μA

Capacitance^[3]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	10	pF
C _{OUT}	I/O Capacitance	$V_{CC} = 5.0V$	10	pF

Note:

AC Test Loads and Waveforms





^{3.} Tested initially and after any design or process changes that may affect these parameters.



Switching Characteristics^[5] Over the Operating Range

		7C10)49-15	7C1049-17		7C1049-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYC	LE	k 000000000000000000000000000000000000	*		•	•		•
t _{RC}	Read Cycle Time	15		17		20		ns
t _{AA}	Address to Data Valid		15		17		20	ns
t _{OHA}	Data Hold from Address Change	3		3		3		ns
t _{ACE}	CE LOW to Data Valid		15		17		20	ns
t _{DOE}	OE LOW to Data Valid		7		8		8	ns
t _{LZOE}	OE LOW to Low Z	0		0		0		ns
t _{HZOE}	OE HIGH to High Z ^[6, 7]		7		7		8	ns
t _{LZCE}	CE LOW to Low Z ^[6]	3		3		3		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		7		7		8	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		15		17		20	ns
WRITE CYC	CLE ^[7,8]						•	
t _{WC}	Write Cycle Time	15		17		20		ns
t _{SCE}	CE LOW to Write End	12		12		13		ns
t _{AW}	Address Set-Up to Write End	12		12		13		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	12		12		13		ns
t _{SD}	Data Set-Up to Write End	8		8		9		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	3		3		3		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		7		8		8	ns

Shaded areas contain advance information

Notes:

- Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.
- thzoe, thzce, and thzwe are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE} is less than t_{LZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and T_{SD}.



Switching Characteristics^[5] Over the Operating Range (continued)

		7C10	49-25	7C1049-35		
Parameter	Description	Min.	Max.	Min.	Min.	Unit
READ CYCLE		'	•	•	•	•
t _{RC}	Read Cycle Time	25		35		ns
t _{AA}	Address to Data Valid		25		35	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE LOW to Data Valid		25		35	ns
t _{DOE}	OE LOW to Data Valid		10		15	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[5, 6]		10		15	ns
t _{LZCE}	CE LOW to Low Z ^[6]	5		5		ns
t _{HZCE}	CE HIGH to High Z ^[5, 6]		10		15	ns
t _{PU}	CE LOW to Power-Up	0		0		ns
t _{PD}	CE HIGH to Power-Down		25		35	ns
WRITE CYCL	E ^[7]	•	•	•	•	•
t _{WC}	Write Cycle Time	25		35		ns
t _{SCE}	CE LOW to Write End	15		20		ns
t _{AW}	Address Set-Up to Write End	15		20		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	15		20		ns
t _{SD}	Data Set-Up to Write End	10		15		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[6]	5		5		ns
t _{HZWE}	WE LOW to High Z ^[5, 6]		10		15	ns


Data Retention Characteristics Over the Operating Range

Parameter	Description	Conditions	Min.	Max	Unit
V_{DR}	V _{CC} for Data Retention	No input may exceed V _{CC} + 0.5V	2.0		٧
ICCDR	Data Retention Current	$\frac{V_{CC} = V_{DR} = 2.0V,}{CE \ge V_{CC} - 0.3V}$	(Com'l)	200	μА
		$V_{\text{IN}} \ge V_{\text{CC}}$ - 0.3V or $V_{\text{IN}} \le 0.3V$	(Ind'l)	500	μΑ
			(Mil)	2	mA
t _{CDR}	Chip Deselect to Data Retention Time		0		ns
t _R	Operation Recovery Time		t _{RC}		ns




Switching Waveforms


Read Cycle No. 1^[9, 10]



Read Cycle No. 2 (OE Controlled)[10, 11]



Write Cycle No. 1(WE Controlled, OE HIGH During Write)[12, 13]



Notes:


- Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.

- WE is HIGH for read cycle. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, $\overline{\text{OE}}$ LOW)^[13]



Truth Table

CE	OE	WE	I/O ₀ – I/O ₇	Mode	Power
Н	Х	Х	High Z	Power-Down	Standby (I _{SB})
L	L	Н	Data Out	Read	Active (I _{CC})
L	Х	L	Data In	Write	Active (I _{CC})
L	Ι	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Ordering Information

Speed (ns)			Package Type	Operating Range
15	CY7C1049-15VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
17	CY7C1049-17VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049L-17VC	V36	36-Lead (400-Mil) Molded SOJ	
20	CY7C1049-20VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049L-20VC	V36	36-Lead (400-Mil) Molded SOJ	
	CY7C1049-20VI	V36	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049-20VM	V36	36-Lead (400-Mil) Molded SOJ	Military
25	CY7C1049-25VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049L-25VC	V36	36-Lead (400-Mil) Molded SOJ	
35	CY7C1049-35VC	V36	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049L-35VC	V36	36-Lead (400-Mil) Molded SOJ	


Shaded areas contain advance information.

Document #: 38-00563-A



Package Diagram

36-Lead (400-Mil) Molded SOJ



[©] Cypress Semiconductor Corporation, 1997. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.