

Data sheet acquired from Harris Semiconductor

January 1997

NOT RECOMMENDED FOR NEW DESIGNS Use CMOS Technology

· Buffered Inputs

Features

- Typical Propagation Delay: 3.9ns at V_{CC} = 5V, $T_A = 25^{\circ}C, C_L = 50pF (CD74FCT573AT)$
- · SCR Latchup Resistant BiCMOS Process and Circuit Design
- FCTXXX Types
 - Speed of Bipolar FAST™/AS/S
- FCTXXXAT Types
 - 30% Faster than FAST™/AS/S with Significantly **Reduced Power Consumption**
- 48mA Output Sink Current
- Output Voltage Swing Limited to 3.7V at V_{CC} = 5V
- Controlled Output Edge Rates
- Input/Output Isolation to V_{CC}
- . BiCMOS Technology with Low Quiescent Power

CD74FCT573, CD74FCT573AT

BiCMOS FCT Interface Logic, Octal Transparent Latches, Three-State

Description

The CD74FCT573 and CD74FCT573AT octal transparent latches use a small geometry BiCMOS technology. The output stage is a combination of bipolar and CMOS transistors that limits the output HIGH level to two diode drops below V_{CC}. This resultant lowering of output swing (0V to 3.7V) reduces power bus ringing (a source of EMI) and minimizes V_{CC} bounce and ground bounce and their effects during simultaneous output switching. The output configuration also enhances switching speed and is capable of sinking 48 milliamperes.

The CD74FCT573 and CD74FCT573AT outputs are transparent to the inputs when the Latch Enable (\overline{LE}) is HIGH. When the Latch Enable (\overline{LE}) goes LOW, the data is latched. The Output Enable (\overline{OE}) controls the three-state outputs. When the Output Enable (OE) is HIGH, the outputs are in the high impedance state. The latch operation is independent of the state of the Output Enable.


Ordering Information

PART NUMBER	TEMP. RANGE (^O C)	PACKAGE	PKG. NO.
CD74FCT573ATE	0 to 70	20 Ld PDIP	E20.3
CD74FCT573M	0 to 70	20 Ld SOIC	M20.3
CD74FCT573SM	0 to 70	20 Ld SSOP	M20.209


NOTE: When ordering the suffix M and SM packages, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

Pinout

CD74FCT573, CD74FCT573AT (PDIP, SOIC, SSOP) **TOP VIEW**



Functional Diagram



TRUTH TABLE (Note 1)

OUTPUT ENABLE	LATCH ENABLE	DATA	OUTPUT
L	Н	Н	Н
L	Н	L	L
L	L	I	L
L	L	h	Н
Н	Х	Х	Z

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

I = Low voltage level one set up time prior to the high to low latch enable transition.


h = High voltage level one set up time prior to the high to low latch enable transition.

X = Irrelevant

Z = High Impedance

IEC Logic Symbol

CD74FCT573, CD74FCT573AT



CD74FCT573, CD74FCT573AT

Absolute Maximum Ratings

_	
DC Supply Voltage (V _{CC})	-0.5V to 6V
DC Input Diode Current, I_{IK} (For $V_I < -0.5V$)	20mA
DC Output Diode Current, I_{OK} (for $V_O < -0.5V$)	50mA
DC Output Sink Current per Output Pin, IO	70mA
DC Output Source Current per Output Pin, IO	30mA
DC V _{CC} Current (I _{CC})	140mA
DC Ground Current (I _{GND})	400mA

Thermal Information

Thermal Resistance (Typical, Note 2)	_{JA} (°C/W)
PDIP Package	. 135
SOIC Package	. 125
SSOP Package	. 130
Maximum Junction Temperature	
Maximum Storage Temperature Range65°C	C to 150°C
Maximum Lead Temperature (Soldering 10s)	300°C
(SOIC and SSOP-Lead Tips Only)	

Operating Conditions

Operating Temperature Range (T _A)	
Supply Voltage Range, VCC	4.75V to 5.25V
DC Input Voltage, V ₁	0 to $V_{\mbox{\footnotesize{CC}}}$
DC Output Voltage, VO	\dots 0 to \leq V _{CC}
Input Rise and Fall Slew Rate, dt/dv	0 to 10ns/V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE

2. θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Commercial Temperature Range 0° C to 70° C, V_{CC} Max = 5.25V, V_{CC} Min = 4.75V (Note 5)

					AMBIENT TEMPERATURE (T _A)				
		TEST CO	NDITIONS		25	°C	0°C T	O 70°C	1
PARAMETER	SYMBOL	V _I (V)	I _O (mA)	V _{CC} (V)	MIN	MAX	MIN	MAX	UNITS
High Level Input Voltage	V _{IH}			4.75 to 5.25	2	-	2	-	V
Low Level Input Voltage	V _{IL}			4.75 to 5.25	-	0.8	-	0.8	V
High Level Output Voltage	V _{OH}	V _{IH} or V _{IL}	-15	Min	2.4	-	2.4	-	V
Low Level Output Voltage	V _{OL}	V _{IH} or V _{IL}	48	Min	-	0.55	-	0.55	V
High Level Input Current	I _{IH}	V _{CC}		Max	-	0.1	-	1	μΑ
Low Level Input Current	I _{IL}	GND		Max	-	-0.1	-	-1	μΑ
Three-State Leakage Current	l _{OZH}	V _{CC}		Max	-	0.5	-	10	μΑ
	l _{OZL}	GND		Max	-	-0.5	-	-10	μΑ
Input Clamp Voltage	VIK	V _{CC} or GND	-18	Min	-	-1.2	-	-1.2	V
Short Circuit Output Current (Note 3)	los	V _O = 0 V _{CC} or GND		Max	-60	-	-60	-	mA
Quiescent Supply Current, MSI	I _{CC}	V _{CC} or GND	0	Max	-	8	-	80	μΑ
Additional Quiescent Supply Current per Input Pin TTL Inputs High, 1 Unit Load	Δl _{CC}	3.4V (Note 4)		Max	-	1.6	-	1.6	mA

NOTES:

- 3. Not more than one output should be shorted at one time. Test duration should not exceed 100ms.
- 4. Inputs that are not measured are at $V_{\mbox{\footnotesize{CC}}}$ or GND.
- 5. FCT Input Loading: All inputs are 1 unit load. Unit load is ΔI_{CC} limit specified in Electrical Specifications table, e.g., 1.6mA Max. at $70^{\circ}C$.

CD74FCT573, CD74FCT573AT

Switching Specifications Over Operating Range FCT Series $t_{\text{f}},\,t_{\text{f}}$ = 2.5ns, C_{L} = 50pF, R_{L} (Figure 4) (Note 6)

			25°C	0°C T	O 70°C	
PARAMETER	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	UNITS
Propagation Delays						
Data to Outputs						
CD74FCT573	t _{PLH} , t _{PHL}	5	5	1.5	8	ns
CD74FCT573AT	t _{PLH} , t _{PHL}	5	3.9	1.5	5.7	ns
LE to Outputs						
CD74FCT573	t _{PLH} , t _{PHL}	5	9	2	13	ns
CD74FCT573AT	t _{PLH} , t _{PHL}	5	4.4	2	7	ns
Output Enable Times						
CD74FCT573	t _{PZL} , t _{PZH}	5	7	1.5	12	ns
CD74FCT573AT	t _{PZL} , t _{PZH}	5	6	1.5	8	ns
Output Disable Times						
CD74FCT573	t _{PLZ} , t _{PHZ}	5	6	1.5	7.5	ns
CD74FCT573AT	t _{PLZ} , t _{PHZ}	5	4	1.5	5.8	ns
Power Dissipation Capacitance	C _{PD} (Note 7)	-	34	-	-	pF
Minimum (Valley) V _{OHV} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV} (Figure 1)	5	0.5	-	-	V
Maximum (Peak) V _{OLP} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP} (Figure 1)	5	1	-	-	V
Input Capacitance	C _I	-	-	-	10	pF
Three-State Output Capacitance	Co	-	-	-	15	pF

NOTES:

6. 5V: Min is at 5.25V for 0° C to 70° C, Max is at 4.75V for 0° C to 70° C, Typ is at 5V.

7. C_{PD}, measured per flip-flop, is used to determine the dynamic power consumption.

P_D (per package) = $V_{CC} I_{CC} + \Sigma (V_{CC}^2 f_1 C_{PD} + V_0^2 f_0 C_L + V_{CC} \Delta I_{CC} D)$ where: V_{CC} = supply voltage ΔI_{CC} = flow through current x unit load C_L = output load capacitance

 \overline{D} = duty cycle of input high

f_O = output frequency

f_I = input frequency


Prerequisite for Switching

			25°C	0°C TO 70°C		
PARAMETER	SYMBOL	V _{CC} (V)	TYP	MIN	MAX	UNITS
Data to Latch Enable Setup Time	tsu	5 (Note 8)	-	2	-	ns
Data to Latch Enable Hold Time	t _H	5	-	1.5	-	ns
Latch Enable Pulse Width						
CD74FCT573	t _W	5	-	6	-	ns
CD74FCT573AT	t _W	5	-	5	-	ns

NOTE:

8. 5V: Minimum is at 4.75V for 0° C to 70° C, Typical is at 5V.

Test Circuits and Waveforms



NOTE:

9. Pulse Generator for All Pulses: Rate \leq 1.0MHz; $Z_{\mbox{OUT}} \leq$ 500; $t_{\mbox{f}},\,t_{\mbox{f}} \leq$ 2.5ns.

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING




FIGURE 4. ENABLE AND DISABLE TIMING

SWITCH POSITION

TEST	SWITCH
t _{PLZ} , t _{PZL} , Open Drain	Closed
t _{PHZ} , t _{PZH} , t _{PLH} , t _{PHL}	Open

DEFINITIONS:

C_L = Load capacitance, includes jig and probe capacitance.

 R_T = Termination resistance, should be equal to Z_{OUT} of the Pulse Generator.

 $V_{IN} = 0V$ to 3V.

Input: $t_r = t_f = 2.5$ ns (10% to 90%), unless otherwise specified




FIGURE 3. PULSE WIDTH





FIGURE 5. PROPAGATION DELAY

Test Circuits and Waveforms (Continued)



NOTES:

- 10. V_{OLP} is measured with respect to a ground reference near the output under test. V_{OHV} is measured with respect to V_{OH}.
- 11. Input pulses have the following characteristics: $P_{RR} \le 1 MHz$, $t_f = 2.5 ns$, $t_f = 2.5 ns$, skew 1ns.
- 12. R.F. fixture with 700MHz design rules required. IC should be soldered into test board and bypassed with 0.1μF capacitor. Scope and probes require 700MHz bandwidth.

FIGURE 6. SIMULTANEOUS SWITCHING TRANSIENT WAVEFORMS

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated