



MC5496 • MC7496

MC9396 • MC8396

2

0A16

004481

4481

not

Add Suffix L for 16-pin ceramic dual in-line package (Case 620)

Suffix P for 16-pin plastic dual in-line package (Case 648) MC7496, MC8396.


These 5-bit shift registers perform serial in/parallel out, parallel in/serial out, serial in/serial out, and parallel in/parallel out operation.

The output of each flip-flop can be set to the desired state by the proper selection of Set and Reset inputs. By applying a "0" level to the common Reset input, all flip-flop outputs will be forced to the "0" state, and by applying a "1" level to both the common Set input and the input of a specific flip-flop, the output of that flip-flop will be

forced to the "1" state. The Set input is independent of the state of the clock and the Reset inputs.

Information is transferred through each flip-flop, as the clock goes from the "0" level to the "1" level and therefore input data must be present prior to the positive edge of the clock.


Note that the Reset inputs must be held in the "1" level and Set inputs in the "0" level when clocking occurs.



VCC = Pin 5
Gnd = Pin 12


Total Power Dissipation = 240 mW typ/pkg
Minimum Toggle Frequency = 10 MHz

TIMING DIAGRAM



ELECTRICAL CHARACTERISTICS

Tests shown are for only one Set input. The other Set inputs are tested in the same manner.

[illegible]

†Only one output should be shorted at a time